參數(shù)資料
型號: L9805
廠商: 意法半導(dǎo)體
元件分類: 基準(zhǔn)電壓源/電流源
英文描述: Super Smart Power Motor Driver with 8-BIT MCU, CAN Interface, 16K EPROM, 256Bytes RAM, 128 Bytes EEPROM, 10 Bit ADC, WDG, 2 Timers, 2 PWM Modules, Ful
中文描述: 超級智能型電動馬達(dá)驅(qū)動器,帶有8位微控制器,CAN接口,16K的存儲器,256Bytes RAM內(nèi)存,128字節(jié)EEPROM,10位ADC,水分散粒劑,2定時器,2個PWM模塊,涪陵
文件頁數(shù): 17/103頁
文件大?。?/td> 853K
代理商: L9805
17/103
L9805
3.3 WATCHDOG SYSTEM (WDG)
3.3.1 Introduction
The Watchdog is used to detect the occurrence of
a software fault, usually generated by external in-
terference or by unforeseen logical conditions,
which causes the application program to give up its
normal sequence. The Watchdog circuit generates
an MCU reset on expiry of a programmed time pe-
riod, unless the program refreshes the counter’s
contents before it is decremented to zero.
3.3.2 Main Features
– Programmable Timer (64 increments of 12,288
CPU clock)
– Programmable Reset
– reset (if watchdog activated) after an HALT in-
struction or when bit timer MSB reaches zero
– Watchdog Reset indicated by status flag.
3.3.3 Functional Description
The counter value stored in the CR register (bits
T6:T0), is decremented every 12,288 machine cy-
cles, and the length of the timeout period can be
programmed by the user in 64 increments.
If the watchdog is activated (the WDGA bit is set)
and when the 7-bit timer (bits T6:T0) rolls over
from 40h to 3Fh (T6 becomes cleared), it initiates
a reset cycle pulling low the reset pin for typically
500ns.
The application program must write in the CR reg-
ister at regular intervals during normal operation to
prevent an MCU reset. The value to be stored in
the CR register must be between FFh and C0h
(see Table 1):
– The WDGA bit is set (watchdog enabled)
– The T6 bit is set to prevent generating an imme-
diate reset
– The T5:T0 bit contain the number of increments
which represents the time delay before the
watchdog produces a reset.
Table 3. Watchdog Timing (f
OSC
= 16 MHz)
Notes:
Following a reset, the watchdog is disa-
bled. Once activated it cannot be disabled, except
by a reset.
The T6 bit can be used to generate a software re-
set (the WDGA bit is set and the T6 bit is cleared).
If the watchdog is activated, the HALT instruction
will generate a Reset.
Figure 8. Functional Description
WDG Register initial
value
7Fh
C0h
WDG timeout period (ms)
98.3
1.54
RESET
WDGA
7-BIT DOWNCOUNTER
f
CPU
MSB
LSB
CLOCK DIVIDER
÷
12288
WDGF
WATCHDOG STATUS REGISTER (WDGSR)
WATCHDOG CONTROL REGISTER (WDGCR)
相關(guān)PDF資料
PDF描述
L9813 SUPER SMART MIRROR WITH EMBEDDED MCU
L9820 HIGH SIDE DRIVER
L9820D HIGH SIDE DRIVER
L9822E Octal Serial Solenoid Driver(八串行螺線管驅(qū)動器)
L9822ED CAP CER 1000PF 1KVDC B RAD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
L9805E 功能描述:馬達(dá)/運(yùn)動/點(diǎn)火控制器和驅(qū)動器 Super Smart Power 8-Bit MCU, RAM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube
L9811 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Peripheral Driver
L9812R 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Peripheral Driver
L9813 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SUPER SMART MIRROR WITH EMBEDDED MCU
L981CG-1 制造商:Thomas & Betts 功能描述:1/2 T CONDUIT BODY W/CVR & GASKET,E