- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376976 > DS3112RD (Maxim Integrated Products, Inc.) RECT BRIDGE GPP 15A 800V GBJ PDF資料下載
參數(shù)資料
| 型號： | DS3112RD |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | RECT BRIDGE GPP 15A 800V GBJ |
| 中文描述： | DS3/E3多路復用器參考設(shè)計 |
| 文件頁數(shù)： | 94/135頁 |
| 文件大?。?/td> | 585K |
| 代理商： | DS3112RD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁當前第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁
DS3112
94 of 135
Note 2:
Packets with three or fewer bytes (including the CRC FCS) in between flags are invalid and the
data that appears in the FIFO in such instances is meaningless. If only one byte is received between flags,
then both the CBYTE and OBYTE bits will be set. If two bytes are received, then OBYTE will be set for
the first one received and CBYTE will be set for the second byte received. If three bytes are received,
then OBYTE will be set for the first one received and CBYTE will be set for the third byte received. In
all of these cases, the packet status will be reported as PS0 = 0 / PS1 = 1 and the data in the FIFO should
be ignored.
Bits 0 to 7/Receive FIFO Data (D0 to D7).
Data from the Receive FIFO can be read from these bits. D0
is the LSB and is received first while D7 is the MSB and is received last.
Bit 8/Opening Byte (OBYTE).
This bit will be set to a one when the byte available at the D0 to D7 bits
from the Receive FIFO is the first byte of a HDLC packet.
Bit 9/Closing Byte (CBYTE).
This bit will be set to a one when the byte available at the D0 to D7 bits
from the Receive FIFO is the last byte of a HDLC packet whether the packet is valid or not. The host can
use the PS0 and PS1 bits to determine if the packet is valid or not.
Bits 10 and 11/Packet Status Bits 0 and 1 (PS0 and PS1).
These bits are only valid when the CBYTE
bit is set to a one. These bits inform the host of the validity of the incoming packet and the cause of the
problem if the packet was received in error.
PACKET
STATUS
0
0
Valid
0
1
Invalid
Corrupt CRC
1
0
Invalid
Incoming packet was either too short (three or fewer bytes including
the CRC) or did not contain an integral number of octets
1
1
Invalid
Abort sequence detected
Register Name:
THDLC
Register Description:
Transmit HDLC FIFO
Register Address:
84h
Bit #
7
6
5
4
Name
D7
D6
D5
D4
Default
0
0
0
0
Bit #
15
14
13
12
Name
n/a
n/a
n/a
n/a
Default
-
-
-
-
PS1
PS0
REASON FOR INVALID RECEPTION OF THE PACKET
3
2
1
0
D3
0
D2
0
D1
0
D0
0
11
n/a
-
10
n/a
-
9
8
n/a
-
TMEND
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS3134 | Chateau Channelized T1 And E1 And HDLC Controller |
| DS3160 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| DS3171 | Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers |
| DS3171N | Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers |
| DS3172 | Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3116MP000 | 制造商:Thomas & Betts 功能描述:MAXGARD - RR8F |
| DS311X | 功能描述:KWIK-CHG DESIGNATION STRIPS DBL RoHS:是 類別:盒，外殼，支架 >> 插線臺，插座面板 - 配件 系列:Kwik-Change® 標準包裝:50 系列:- 附件類型:模擬插頭，雙 樣式:耳機，0.173" 直徑 包括:- |
| DS312 | 功能描述:插線板 DESIGN STRIP COVER RoHS:否 制造商:Switchcraft 產(chǎn)品類型:Bantam (TT) 正規(guī)化: 高度/機架數(shù)量: 深度: 端接類型: 位置/觸點數(shù)量:48 |
| DS-312 | 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Four-Way Power Divider, 10 - 500 MHz |
| DS312_09 | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3E FPGA Family: Introduction and Ordering Information |
發(fā)布緊急采購，3分鐘左右您將得到回復。