參數(shù)資料
型號(hào): DS3112RD
廠商: Maxim Integrated Products, Inc.
英文描述: RECT BRIDGE GPP 15A 800V GBJ
中文描述: DS3/E3多路復(fù)用器參考設(shè)計(jì)
文件頁數(shù): 83/135頁
文件大小: 585K
代理商: DS3112RD
DS3112
83 of 135
TBPS4:0
10100 Port 20
10101 Port 21
10110 Port 22
10111 Port 23
11100 Port 28
11101 T3/E3 Framer (payload bits only)
11110 T3/E3 Framer (payload + overhead bits)
11111 Illegal State
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit #
Name
Default
Note:
Bits that are underlined are read-only; all other bits are read-write.
Bit 0/Force Resynchronization (RESYNC).
A low to high transition will force the receive BERT
synchronizer to resynchronize to the incoming data stream. This bit should be toggled from low to high
whenever the host wishes to acquire synchronization on a new pattern. Must be cleared and set again for a
subsequent resynchronization.
Bit 1/Load Bit and Error Counters (LC).
A low to high transition latches the current bit and error
counts into the host accessible registers BERTBC and BERTEC and clears the internal count. This bit
should be toggled from low to high whenever the host wishes to begin a new acquisition period. Must be
cleared and set again for a subsequent loads.
Bits 2 to 4/Pattern Select Bits 0 (PS0 to PS2).
If PBS = 0:
000 = Pseudorandom Pattern 2
7
- 1 (ANSI T1.403-1999 Annex B)
001 = Pseudorandom Pattern 2
11
- 1 (ITU O.153)
010 = Pseudorandom Pattern 2
15
- 1 (ITU O.151)
011 = Pseudorandom Pattern QRSS (2E20 - 1 with a one forced if the next 14 positions are zero)
100 = Repetitive Pattern
101 = Alternating Word Pattern
110 = Illegal State
111 = Illegal State
If PBS = 1:
000 = Psuedorandom Pattern 2
9
- 1
001 = Pseudorandom Pattern 2
20
- 1 (non-QRSS)
010 = Pseudorandom Pattern 2
23
- 1 (ITU O.151)
011 = Illegal State
10X = Illegal State (X = 0 or 1)
11X = lllegal State (X = 0 or 1)
BERTC0
BERT Control Register 0
70h
7
6
5
4
3
2
1
0
PBS
0
TINV
0
RINV
0
PS2
0
PS1
0
PS0
0
LC
0
RESYNC
0
15
14
13
12
n/a
-
11
10
9
8
IESYNC
0
IEBED
0
IEOF
0
RPL3
0
RPL2
0
RPL1
0
RPL0
0
相關(guān)PDF資料
PDF描述
DS3134 Chateau Channelized T1 And E1 And HDLC Controller
DS3160 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
DS3171 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3171N Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3172 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3116MP000 制造商:Thomas & Betts 功能描述:MAXGARD - RR8F
DS311X 功能描述:KWIK-CHG DESIGNATION STRIPS DBL RoHS:是 類別:盒,外殼,支架 >> 插線臺(tái),插座面板 - 配件 系列:Kwik-Change® 標(biāo)準(zhǔn)包裝:50 系列:- 附件類型:模擬插頭,雙 樣式:耳機(jī),0.173" 直徑 包括:-
DS312 功能描述:插線板 DESIGN STRIP COVER RoHS:否 制造商:Switchcraft 產(chǎn)品類型:Bantam (TT) 正規(guī)化: 高度/機(jī)架數(shù)量: 深度: 端接類型: 位置/觸點(diǎn)數(shù)量:48
DS-312 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Four-Way Power Divider, 10 - 500 MHz
DS312_09 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3E FPGA Family: Introduction and Ordering Information