參數(shù)資料
型號: DS3112RD
廠商: Maxim Integrated Products, Inc.
英文描述: RECT BRIDGE GPP 15A 800V GBJ
中文描述: DS3/E3多路復用器參考設計
文件頁數(shù): 133/135頁
文件大?。?/td> 585K
代理商: DS3112RD
DS3112
133 of 135
positions. When a majority of the three Justification Control Bits from a particular tributary is set to zero,
the Stuffing Bit position will be used for tributary data. When the Justification Control Bits are majority
decoded to be one, the Stuffing Bit will not be used for tributary data.
E3 Framing Structure and E23 Multiplexing
The E3 frame structure and the E23 multiplexing scheme is almost identical to the E2 framing structure
and the E12 multiplexing scheme. The E3 frame structure is made up of four 384-bit sets (Figure 14.3B).
The four sets are transmitted one after another (...Set1/Set2/Set3/Set4/Set1...) to make up the complete E3
frame structure. The Frame Alignment Signal (FAS) is placed in the first 10 bits of Set 1 and is followed
by the Remote Alarm Indication (RAI) bit and a National Bit (Sn). The remainder of Set 1 is filled with
bits from the four tributaries. The four tributaries are bit interleaved starting with a bit from Tributary 1
immediately after the Sn bit. The first four bits of Sets 2, 3, and 4 are the Justification Control Bits. Bits 5
to 8 of Set 4 are the Stuffing Bits. The Justification Control bits control when data will be stuffed into the
Stuffing Bit positions. When a majority of the three Justification Control Bits from a particular tributary
is set to zero, the Stuffing Bit position will be used for tributary data. When the Justification Control Bits
are majority decoded to be one, the Stuffing Bit will not be used for tributary data.
E2 FRAME STRUCTURE
Figure 14.3A
Set 1
Bit 1
FAS (1111010000) RAI
Sn
b
11
b
21
Set 2
Bit 1
c
11
c
21
c
31
c
41
...bits from the tributaries...
Set 3
Bit 1
c
12
c
22
c
32
c
42
...bits from the tributaries...
Set 4
Bit 1
c
13
c
23
c
33
c
43
s
1
s
2
s
3
s
4
NOTES:
1) bit 1 of set 1 is transmitted first
2) bji
tributary bits
j = tributary number i = bit number
3) cji
justification control bits
j = tributary number i = control bit number
4) sj
stuffing bits
j = tributary number
Bit 212
b
31
b
41
b
12
...bits from the tributaries...
Bit 212
Bit 212
Bit 212
...bits from the tributaries...
相關PDF資料
PDF描述
DS3134 Chateau Channelized T1 And E1 And HDLC Controller
DS3160 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
DS3171 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3171N Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3172 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
相關代理商/技術參數(shù)
參數(shù)描述
DS3116MP000 制造商:Thomas & Betts 功能描述:MAXGARD - RR8F
DS311X 功能描述:KWIK-CHG DESIGNATION STRIPS DBL RoHS:是 類別:盒,外殼,支架 >> 插線臺,插座面板 - 配件 系列:Kwik-Change® 標準包裝:50 系列:- 附件類型:模擬插頭,雙 樣式:耳機,0.173" 直徑 包括:-
DS312 功能描述:插線板 DESIGN STRIP COVER RoHS:否 制造商:Switchcraft 產(chǎn)品類型:Bantam (TT) 正規(guī)化: 高度/機架數(shù)量: 深度: 端接類型: 位置/觸點數(shù)量:48
DS-312 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Four-Way Power Divider, 10 - 500 MHz
DS312_09 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3E FPGA Family: Introduction and Ordering Information