參數(shù)資料
型號： DS3112RD
廠商： Maxim Integrated Products, Inc.
英文描述： RECT BRIDGE GPP 15A 800V GBJ
中文描述： DS3/E3多路復用器參考設計
文件頁數(shù)： 102/135頁
文件大小： 585K
代理商： DS3112RD
DS3112
102 of 135
10.3 FEAC Status Register Description
Register Name:
Register Description:
Register Address:
Bit #
7
Name
n/a
n/a
Default
-
Bit #
15
14
Name
RFFO
RFFE
Default
-
Note:
Bits that are underlined are read-only; all other bits are read-write.
Bit 0/Receive FEAC Code Word Detected (RFCD).
This latched read-only event-status bit will be set
to a one each time the FEAC controller has detected and validated a new FEAC code word. This bit will
be cleared when read and will not be set again until another new code word is detected. The setting of this
bit can cause a hardware interrupt to occur if the FEAC bit in the Interrupt Mask for MSR (IMSR)
register is set to a one. The interrupt will be allowed to clear when this bit is read.
Bit 1/Receive FEAC Idle (RFI).
This latched read-only event status bit will be set to a one each time the
FEAC controller has detected 16 consecutive ones following a valid code word. This bit will be cleared
when read. The setting of this bit can cause a hardware interrupt to occur if the IERFI bit in the FEAC
Control Register (FCR) is set to one and the FEAC bit in the Interrupt Mask for MSR (IMSR) is set to
one.
Bits 8 to 13/Receive FEAC FIFO Data (RFF0 to RFF5).
Data from the Receive FEAC FIFO can be
read from these bits. The FEAC code word is of the form ...0xxxxxx011111111... where the rightmost bit
is received first. These six bits are the debounced and integrated middle six bits of the second byte of the
FEAC code word (i.e., the six “x” bits). RFF0 is the LSB and is received first while RFF5 is the MSB and
is received last.
Bit 14/Receive FEAC FIFO Empty (RFFE).
This read-only real time status bit will be set to a one
when the Receive FEAC FIFO is empty and hence the RFF0 to RFF5 bits contain no valid information.
Bit 15/Receive FEAC FIFO Overflow (RFFO).
This latched read-only event-status bit will be set to a
one when the receive FEAC controller has attempted to write to an already full Receive FEAC FIFO and
current incoming FEAC code word is lost. This bit will be cleared when read and will not be set again
until another FIFO overflow occurs (i.e., the Receive FEAC FIFO has been read and then fills beyond
capacity).
FSR
FEAC Status Register
92h
6
5
4
3
2
1
0
n/a
-
n/a
-
n/a
-
n/a
-
RFI
-
RFCD
-
-
13
12
11
10
9
8
RFF5
-
RFF4
-
RFF3
-
RFF2
-
RFF1
-
RFF0
-
-
相關PDF資料
PDF描述
DS3134 Chateau Channelized T1 And E1 And HDLC Controller
DS3160 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
DS3171 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3171N Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3172 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
相關代理商/技術參數(shù)
參數(shù)描述
DS3116MP000 制造商:Thomas & Betts 功能描述:MAXGARD - RR8F
DS311X 功能描述:KWIK-CHG DESIGNATION STRIPS DBL RoHS:是 類別:盒，外殼，支架 >> 插線臺，插座面板 - 配件 系列:Kwik-Change® 標準包裝:50 系列:- 附件類型:模擬插頭，雙 樣式:耳機，0.173" 直徑 包括:-
DS312 功能描述:插線板 DESIGN STRIP COVER RoHS:否 制造商:Switchcraft 產品類型:Bantam (TT) 正規(guī)化: 高度/機架數(shù)量: 深度: 端接類型: 位置/觸點數(shù)量:48
DS-312 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Four-Way Power Divider, 10 - 500 MHz
DS312_09 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3E FPGA Family: Introduction and Ordering Information
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*