參數(shù)資料
型號: DS3112RD
廠商: Maxim Integrated Products, Inc.
英文描述: RECT BRIDGE GPP 15A 800V GBJ
中文描述: DS3/E3多路復(fù)用器參考設(shè)計
文件頁數(shù): 2/135頁
文件大?。?/td> 585K
代理商: DS3112RD
DS3112
2 of 135
TABLE OF CONTENTS
1. INTRODUCTION ................................................................................................................................4
2.
SIGNAL
DESCRIPTION
..................................................................................................................
11
2.1 OVERVIEW/SIGNAL PIN LIST...................................................................................................11
2.2 CPU BUS SIGNAL DESCRIPTION..............................................................................................17
2.3 T3/E3 RECEIVE FRAMER SIGNAL DESCRIPTION.................................................................19
2.4 T3/E3 TRANSMIT FORMATTER SIGNAL DESCRIPTION......................................................21
2.5 LOW SPEED (T1 OR E1) RECEIVE PORT SIGNAL DESCRIPTION.......................................23
2.6 LOW SPEED (T1 OR E1) TRANSMIT PORT SIGNAL DESCRIPTION...................................24
2.7 HIGH SPEED (T3 OR E3) RECEIVE PORT SIGNAL DESCRIPTION......................................26
2.8 HIGH SPEED (T3 OR E3) TRANSMIT PORT SIGNAL DESCRIPTION..................................26
2.9 JTAG SIGNAL DESCRIPTION.....................................................................................................27
2.10 SUPPLY, TEST, RESET, AND MODE SIGNAL DESCRIPTION............................................27
3. MEMORY
MAP.................................................................................................................................29
4. MASTER DEVICE CONFIGURATION AND STATUS/INTERRUPT......................................31
4.1 MASTER RESET AND ID REGISTER DESCRIPTION..............................................................31
4.2 MASTER CONFIGURATION REGISTERS DESCRIPTION......................................................32
4.3 MASTER STATUS AND INTERRUPT REGISTER DESCRIPTION.........................................37
4.4 TEST REGISTER DESCRIPTION................................................................................................46
5. T3/E3 FRAMER .................................................................................................................................47
5.1 GENERAL DESCRIPTION...........................................................................................................47
5.2 T3/E3 FRAMER CONTROL REGISTER DESCRIPTION...........................................................48
5.3 T3/E3 FRAMER STATUS AND INTERRUPT REGISTER DESCRIPTION..............................53
5.4 T3/E3 PERFORMANCE ERROR COUNTERS ............................................................................60
6. M13/E13/G.747 MULTIPLEXER AND T2/E2/G.747 FRAMER..................................................64
6.1 GENERAL DESCRIPTION...........................................................................................................64
6.2 T2/E2/G.747 FRAMER CONTROL REGISTER DESCRIPTION................................................64
6.3 T2/E2/G.747 FRAMER STATUS AND INTERRUPT REGISTER DESCRIPTION...................66
6.4 T1/E1 AIS GENERATION CONTROL REGISTER DESCRIPTION..........................................70
7. T1/E1 LOOPBACK AND DROP AND INSERT FUNCTIONALITY.........................................73
7.1 GENERAL DESCRIPTION...........................................................................................................73
7.2 T1/E1 LOOPBACK CONTROL REGISTER DESCRIPTION......................................................74
7.3 T1 LINE LOOPBACK COMMAND STATUS REGISTER DESCRIPTION..............................78
7.4 T1/E1 DROP AND INSERT CONTROL REGISTER DESCRIPTION........................................79
8. BERT...................................................................................................................................................81
8.1 GENERAL DESCRIPTION...........................................................................................................81
8.2 BERT REGISTER DESCRIPTION................................................................................................81
相關(guān)PDF資料
PDF描述
DS3134 Chateau Channelized T1 And E1 And HDLC Controller
DS3160 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
DS3171 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3171N Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3172 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3116MP000 制造商:Thomas & Betts 功能描述:MAXGARD - RR8F
DS311X 功能描述:KWIK-CHG DESIGNATION STRIPS DBL RoHS:是 類別:盒,外殼,支架 >> 插線臺,插座面板 - 配件 系列:Kwik-Change® 標(biāo)準(zhǔn)包裝:50 系列:- 附件類型:模擬插頭,雙 樣式:耳機,0.173" 直徑 包括:-
DS312 功能描述:插線板 DESIGN STRIP COVER RoHS:否 制造商:Switchcraft 產(chǎn)品類型:Bantam (TT) 正規(guī)化: 高度/機架數(shù)量: 深度: 端接類型: 位置/觸點數(shù)量:48
DS-312 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Four-Way Power Divider, 10 - 500 MHz
DS312_09 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3E FPGA Family: Introduction and Ordering Information