參數(shù)資料
型號: DS3112RD
廠商: Maxim Integrated Products, Inc.
英文描述: RECT BRIDGE GPP 15A 800V GBJ
中文描述: DS3/E3多路復(fù)用器參考設(shè)計
文件頁數(shù): 57/135頁
文件大?。?/td> 585K
代理商: DS3112RD
DS3112
57 of 135
T3 ALARM CRITERIA
Table 5.3A
ALARM/
CONDITION
AIS
Alarm Indication Signal
Properly framed 1010...
pattern, which is aligned
with the 1 just after each
overhead bit and all C bits
are set to zero
DEFINITION
SET CRITERIA
CLEAR CRITERIA
In each 84-bit information
field, the properly aligned
10... pattern is detected with
less than 4-bit errors (out of
84 possible) for 1024
consecutive information bit
fields (1.95ms) and all C
bits are majority decoded to
be zero during this time
192 consecutive zeros
In each 84 bit information
field, the properly aligned
10... pattern is detected
with 4 or more bit errors
(out of 84 possible) for
1024 consecutive
information bit fields
(1.95ms)
LOS
Loss Of Signal
(Note 2)
No EXZ events over a
192-bit window that starts
with the first one received
Synchronization occurs
LOF
Loss Of Frame
Too many F bits or M bits
in error
Three or more F bits in
error out of 16 consecutive,
or 2 or more M bits in error
out of four consecutive
X1 and X2 = 0 for four
consecutive M frames
(426μs)
RAI
(Note 1)
Remote Alarm
Indication
(This is also referred to as
SEF/AIS in Bellcore GR-
820)
Inactive: X1 = X2 = 1
Active: X1 = X2 = 0
Properly framed 1100...
pattern, which is aligned
with the 11 just after each
overhead bit and the C
bits in Subframe 3 are
zero.
X1 and X2 = 1 for four
consecutive M frames
(426μs)
Idle Signal
In each 84-bit information
field, the properly aligned
1100... pattern is detected
with less than 4-bit errors
(out of 84 possible) for
1024 consecutive
information bit fields
(1.95ms) and the C bits in
Subframe 3 are majority
decoded to be zero during
this time.
In each 84-bit information
field, the properly aligned
1100... pattern is detected
with four or more bit errors
(out of 84 possible) for
1024 consecutive
information bit fields
(1.95ms)
Note 1:
RAI can also be indicated via FEAC codes in the C-Bit Parity Mode
Note 2:
LOS is not defined for unipolar (binary) operation.
相關(guān)PDF資料
PDF描述
DS3134 Chateau Channelized T1 And E1 And HDLC Controller
DS3160 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
DS3171 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3171N Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3172 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3116MP000 制造商:Thomas & Betts 功能描述:MAXGARD - RR8F
DS311X 功能描述:KWIK-CHG DESIGNATION STRIPS DBL RoHS:是 類別:盒,外殼,支架 >> 插線臺,插座面板 - 配件 系列:Kwik-Change® 標(biāo)準包裝:50 系列:- 附件類型:模擬插頭,雙 樣式:耳機,0.173" 直徑 包括:-
DS312 功能描述:插線板 DESIGN STRIP COVER RoHS:否 制造商:Switchcraft 產(chǎn)品類型:Bantam (TT) 正規(guī)化: 高度/機架數(shù)量: 深度: 端接類型: 位置/觸點數(shù)量:48
DS-312 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Four-Way Power Divider, 10 - 500 MHz
DS312_09 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3E FPGA Family: Introduction and Ordering Information