
TMS320VC5421
DIGITAL SIGNAL PROCESSOR
SPRS098 – DECEMBER 1999
28
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
multichannel buffered serial port (McBSP) (continued)
The selection of the sample rate generator (SRG) clock input source is made by the combination of the CLKSM
and SCLKME bit values as shown in Table 7.
Table 7. Sample Rate Generator Clock Source Selection
SCLKME
CLKSM
SRG Clock Source
0
0
CLKS (not available as a pin on ’5421)
0
1
CPU clock
1
0
BCLKR pin
1
1
BCLKX pin
When either of the bidirectional pins, BCLKR or BCLKX, is configured as the clock input, its output buffer is
automatically disabled. For example, with SCLKME = 1 and CLKSM = 0, the BCLKR pin is configured as the
SRG input. In this case, both the transmitter and receiver circuits can be synchronized to the SRG output by
setting the PCR bits (9:8) for CLKXM = 1 and CLKRM = 1. However, the SRG output is only driven onto the
BCLKX pin because the BCLKR output is automatically disabled.
The McBSP supports independent selection of multiple channels for the transmitter and receiver. When multiple
channels are selected, each frame represents a time-division multiplexed (TDM) data stream. In using
time-division multiplexed data streams, the CPU may only need to process a few of them. Thus, to save memory
and bus bandwidth, multichannel selection allows independent enabling of particular channels for transmission
and reception. Up to a maximum of 128 channels in a bit stream can be enabled or disabled.
The ’5421 McBSPs have two working modes that are selected by setting the RMCME and XMCME bits in the
multichannel control registers (MCR1x and MCR2x, respectively). See Figure 9 and Figure 10. For a
description of the remaining bits, see TMS320C54x DSP Reference Set, Volume 5: Enhanced Peripherals
(literature number SPRU302).
In the first mode, when RMCME = 0 and XMCME = 0, there are two partitions (A and B), with each containing
16 channels as shown in Figure 9 and Figure 10. This is compatible with the McBSPs used in the ’5420,
where only 32-channel selection is enabled (default).
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
XMC
ME
XPBBLK
XPABLK
XCBLK
XMCM
R,+0
RW,+0
RW,+0
RW,+0
R,+0
RW,+0
Note:
R = Read, W = Write, +0 = Value at reset; x = McBSP 0,1, or 2
Figure 9. Multichannel Control Register 2x (MCR2x)
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
RMC
ME
RPBBLK
RPABLK
RCBLK
RMCM
R,+0
RW,+0
RW,+0
RW,+0
R,+0
RW,+0
Note:
R = Read, W = Write, +0 = Value at reset; x = McBSP 0,1, or 2
Figure 10. Multichannel Control Register 1x (MCR1x)
A