- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1961 > PI7C7300DNAE (Pericom)IC PCI-PCI BRIDGE 3PORT 272-BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | PI7C7300DNAE |
| 廠商： | Pericom |
| 文件頁數(shù)： | 74/107頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PCI-PCI BRIDGE 3PORT 272-BGA |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 系列： | * |
| 應(yīng)用： | * |
| 接口： | * |
| 電源電壓： | * |
| 封裝/外殼： | 272-BBGA |
| 供應(yīng)商設(shè)備封裝： | 272-PBGA（27x27） |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁當(dāng)前第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁
PI7C7300D
3-PORT PCI-TO-PCI BRIDGE
Page 69 of 107
Pericom Semiconductor
November 2005 - Revision 1.01
9.2.2
PREEMPTION
Preemption can be programmed to be either on or off, with the default to on (offset 4Ch,
bit 31=0). Time-to-preempt can be programmed to 8,16, 32, 64, or 128 (default is 32)
clocks.
If the current master occupies the bus and other masters are waiting, the current master
will be preempted by removing its grant (GNT#) after the next master waits for the time-
to-preempt.
9.2.3
SECONDARY BUS ARBITRATION USING AN EXTERNAL
ARBITER
The internal arbiter is disabled when the secondary bus central function control pin,
S_CFN#, is tied high. An external arbiter must then be used.
When S_CFN# is tied high, PI7C7300D, reconfigures four pins (two per port) to be
external request and grant pins. The S1_GNT#[0] and S2_GNT#[0] pins are reconfigured
to be the external request pins because they are output. The S1_REQ#[0] and
S2_REQ#[0] pins are reconfigured to be the external grant pins because they are input.
When an external arbiter is used, PI7C7300D uses the S1_GNT#[0] or S2_GNT#[0] pin
to request the secondary bus. When the reconfigured S1_REQ#[0] and S2_REQ#[0] pin
is asserted low after PI7C7300D has asserted S1_GNT#[0] or S2_GNT#[0]. PI7C7300D
initiates a transaction on the secondary bus one cycle later. If grant is asserted and
PI7C7300D has not asserted the request, PI7C7300D parks AD, CBE and PAR pins by
driving them to valid logic levels.
The unused secondary bus grants outputs, S_GNT#[7:1] and S_GNT#[6:1] are driven
high. The unused secondary bus requests inputs, S1_REQ#[7:1] and S2_REQ#[6:1],
should be pulled high.
9.2.4
BUS PARKING
Bus parking refers to driving the AD[31:0], CBE[3:0]#, and PAR lines to a known value
while the bus is idle. In general, the device implementing the bus arbiter is responsible
for parking the bus or assigning another device to park the bus. A device parks the bus
when the bus is idle, its bus grant is asserted, and the device’s request is not asserted. The
AD and CBE signals should be driven first, with the PAR signal driven one cycle later.
PI7C7300D parks the primary bus only when P_GNT# is asserted, P_REQ# is de-
asserted, and the primary PCI bus is idle. When P_GNT# is de-asserted, PI7C7300D 3-
states the P_AD, P_CBE, and P_PAR signals on the next PCI clock cycle. If PI7C7300D
is parking the primary PCI bus and wants to initiate a transaction on that bus, then
PI7C7300D can start the transaction on the next PCI clock cycle by asserting
P_FRAME# if P_GNT# is still asserted.
If the internal secondary bus arbiter is enabled, the secondary bus is always parked at the
last master that used the PCI bus. That is, PI7C7300D keeps the secondary bus grant
asserted to a particular master until a new secondary bus request comes along. After
reset, PI7C7300D parks the secondary bus at itself until transactions start occurring on
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C8140AMAE | IC PCI-PCI BRIDGE 2PORT 128-QFP |
| PI7C8150ANDE | IC PCI-PCI BRIDGE 2PORT 256-PBGA |
| PI7C8150BNDIE | IC PCI-PCI BRIDGE ASYNC 256-PBGA |
| PI7C8152BMAIE | IC PCI-PCI BRIDGE 2PORT 160-MQFP |
| PI7C8154ANAE | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C7300EVB | 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| PI7C8140A | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON |
| PI7C8140AEVB | 功能描述:界面開發(fā)工具 2 Port PCI to PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| PI7C8140AMA | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge |
| PI7C8140AMAE | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI PCI -to -PCI Bridge 2 Port RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。