- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1961 > PI7C7300DNAE (Pericom)IC PCI-PCI BRIDGE 3PORT 272-BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | PI7C7300DNAE |
| 廠商： | Pericom |
| 文件頁數(shù)： | 71/107頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PCI-PCI BRIDGE 3PORT 272-BGA |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 系列： | * |
| 應(yīng)用： | * |
| 接口： | * |
| 電源電壓： | * |
| 封裝/外殼： | 272-BBGA |
| 供應(yīng)商設(shè)備封裝： | 272-PBGA（27x27） |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁當(dāng)前第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁
PI7C7300D
3-PORT PCI-TO-PCI BRIDGE
Page 66 of 107
Pericom Semiconductor
November 2005 - Revision 1.01
After the lock has been acquired on both initiator and target buses, PI7C7300D must
maintain the lock on the target bus for any subsequent locked transactions until the
initiator relinquishes the lock.
The only time a target-retry causes the lock to be relinquished is on the first transaction
of a locked sequence. On subsequent transactions in the sequence, the target retry has no
effect on the status of the lock signal.
An established target lock is maintained until the initiator relinquishes the lock.
PI7C7300D does not know whether the current transaction is the last one in a sequence
of locked transactions until the initiator de-asserts the LOCK# signal at end of the
transaction.
When the last locked transaction is a delayed transaction, PI7C7300D has already
completed the transaction on the target bus. In this example, as soon as PI7C7300D
detects that the initiator has relinquished the LOCK# signal by sampling it in the de-
asserted state while FRAME# is deasserted, PI7C7300D de-asserts the LOCK# signal on
the target bus as soon as possible. Because of this behavior, LOCK# may not be de-
asserted until several cycles after the last locked transaction has been completed on the
target bus. As soon as PI7C7300D has de-asserted LOCK# to indicate the end of a
sequence of locked transactions, it resumes forwarding unlocked transactions.
When the last locked transaction is a posted write transaction, PI7C7300D de-asserts
LOCK# on the target bus at the end of the transaction because the lock was relinquished
at the end of the write transaction on the initiator bus.
When PI7C7300D receives a target abort or a master abort in response to a locked
delayed transaction, PI7C7300D returns a target abort or a master abort when the initiator
repeats the locked transaction. The initiator must then deassert LOCK# at the end of the
transaction. PI7C7300D sets the appropriate status bits, flagging the abnormal target
termination condition (see Section 4.8). Normal forwarding of unlocked posted and
delayed transactions is resumed.
When PI7C7300D receives a target abort or a master abort in response to a locked posted
write transaction, PI7C7300D cannot pass back that status to the initiator. PI7C7300D
asserts SERR# on the initiator bus when a target abort or a master abort is received
during a locked posted write transaction, if the SERR# enable bit is set in the command
register. Signal SERR# is asserted for the master abort condition if the master abort mode
bit is set in the bridge control register (see Section 7.4).
9
PCI BUS ARBITRATION
PI7C7300D must arbitrate for use of the primary bus when forwarding upstream
transactions. Also, it must arbitrate for use of the secondary bus when forwarding
downstream transactions. The arbiter for the primary bus resides external to PI7C7300D,
typically on the motherboard. For the secondary PCI bus, PI7C7300D implements an
internal arbiter. This arbiter can be disabled, and an external arbiter can be used instead.
This chapter describes primary and secondary bus arbitration.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C8140AMAE | IC PCI-PCI BRIDGE 2PORT 128-QFP |
| PI7C8150ANDE | IC PCI-PCI BRIDGE 2PORT 256-PBGA |
| PI7C8150BNDIE | IC PCI-PCI BRIDGE ASYNC 256-PBGA |
| PI7C8152BMAIE | IC PCI-PCI BRIDGE 2PORT 160-MQFP |
| PI7C8154ANAE | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C7300EVB | 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| PI7C8140A | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON |
| PI7C8140AEVB | 功能描述:界面開發(fā)工具 2 Port PCI to PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| PI7C8140AMA | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge |
| PI7C8140AMAE | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI PCI -to -PCI Bridge 2 Port RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。