- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360706 > IBM32NPR101EPXCAC133 Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM32NPR101EPXCAC133 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁(yè)數(shù)： | 89/131頁(yè) |
| 文件大?。?/td> | 1679K |
| 代理商： | IBM32NPR101EPXCAC133 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)當(dāng)前第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
PRS28.4G
IBM Packet Routing Switch
prs28.03.fm
August 31, 2000
Reset, Initialization, and Operation
Page 89 of 131
After configuration of the PLL Register (if necessary depending on use of internal or external PLL), the Clock
Start OCM Event is sent. This event causes the PLL Reset to be internally released when the internal PLL is
enabled. 100 microseconds after the PLL Reset has been released, the high speed DASL logic is automati-
cally placed in reset. If the internal PLL is not enabled, the DASL logic reset is sent just after the Clock Start
Event. After the DASL logic has been reset, the reset of the Clock/BIST/Flush-Reset is released, which
causes the internal Flush-Reset sequence to begin. The Status Register must be polled to determine when
the flush reset is complete.
In summary, the following steps must be taken to complete a Power-On-Reset of the device:
1. Assert nRESET for at least four EMB clock cycles.
2. Program the PLL Tune Bits via the PLL Register,
only
when using the internal PLL.
3. Issue a Clock Start OCM Event.
Check the Status Register bit 15 for completion of the Reset and Flush-Reset sequence. The first Response
to an OCM command after reset is undefined. Therefore, this data must be discarded and no checks
(including parity) should be performed on the first OCM Response.
6.2.2 Flush Reset and OCM_RESET Command
As mentioned above, the flush reset sequence is triggered automatically after a Power On Reset (nRESET)
and Clock Start OCM Event sequence. A flush reset can also be initiated by the OCM_RESET command
(Soft Reset).
All the core logic is reset via a flush reset (except the OCM, Clocks logic, BIST, Flush Reset logic, PLL, DASL
clock generation and macro, and JTAG logic). The scan chains are flushed with ‘0’b, and all other registers
and state machine are forced to their reset values.
The OCM_RESET command only starts the flush reset and does not cause any blocks (other than the one
touched by the flush reset) to be reset.
Bit 15 of the Status register is kept high as long as flush reset is active, and it is cleared when flush reset
completes.
The Flush Reset takes 1 ms to complete.
6.2.3 nTRST Primary Input Reset
The nTRST primary input must be asserted after a system power-on sequence. The nTRST input must be
kept active high during functional operation. During this time, the TMS primary input must be at a high voltage
level (‘1’b).
The nTRST input resets the JTAG logic block and is completely independent of all other reset sequences.
The JTAG logic can only be reset via the nTRST input, and the nTRST input has no effect on any other logic
block.
6.3 Initialization
The PRS28.4G device must be initialized after completion of a Power-On-Reset sequence, a Soft Reset, or a
Built In Self Test (BIST). These three events all cause the Flush Reset sequence to run. After completion of
the Flush Reset, the device is in a standby state. All outputs are tri-stated and data on all inputs is discarded.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM37RGB524CF17A | Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | Video DAC with Color Palette (RAMDAC) |
| IBM39MPEGS420PBA18C | |
| IBM39MPEGS422PBA17C | |
| IBM39MPEGSIPBA18C | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM35CPC945C03C-2 | 制造商:IBM 功能描述: |
| IBM37RGB524CF17A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM39ENV422DLL00C | 制造商:IBM 功能描述: |
| IBM39ENV422PBA17C | 制造商:IBM Microelectronics 功能描述:VID ENCODER 420PIN HPBGA - Trays 制造商:IBM 功能描述:IBM IBM39ENV422PBA17C Encoders - Decoders |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。