- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360706 > IBM32NPR101EPXCAC133 Microprocessor PDF資料下載
參數(shù)資料
| 型號： | IBM32NPR101EPXCAC133 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 124/131頁 |
| 文件大?。?/td> | 1679K |
| 代理商： | IBM32NPR101EPXCAC133 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁當(dāng)前第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁
PRS28.4G
IBM Packet Routing Switch
DASL Specification and Pico-Processor
Page 124 of 131
prs28.03.fm
August 31, 2000
9. DASL Specification and Pico-Processor
The DASL interface is composed of four 444 Mb/s HSTL differential pairs, compliant with EIA/JEDEC JESD8-
6 standard.
The data synchronization (bit-phase alignment and packet alignment) is performed by an internal pico-
processor (M3) which acts as a shared controller for all DASL interfaces. This synchronization is performed
when transmitting Sync packets and placing the shared controller in a Hunt state via the Sync Hunt register
(see DASL Initialization and Operation section).
The DASL synchronization algorithm allows for temperature tracking and dynamic phase alignment. This
algorithm will operate without lost of data in the following temperature range:
The operation of the shared controller requires first the programming of the -processor instruction memory.
The instruction code is provided along with the PRS28.4G module.
Access to the instruction memory is provided via the Processor Address and Data registers, and the
Processor Commands in the Command register (see Application Registers section). The table below shows
the range addresses of the instruction memory in the pico-processor address space.
Loading of the instruction memory has to start at the lowest address, 0x’800’, and the instructions have to be
continuous in the address space. Note that the Processor Address only has to be set once, since its value will
auto-increment after every memory access.
Finally, access to the instruction memory (read or write) has to be performed by first activating the M3_Reset
bit in the Mode register and keeping it active until all memory accesses are completed. The M3_Reset keeps
the pico-processor in its reset state. Once the M3_Reset is cleared, the pico-processor will start execution
from address 0x’800’.
Table 31: DASL Temperature Range
Junction Temperature
0
o
C to 100
o
C
Table 32: Instruction Memory in Processor Address Space
Instruction Memory Lowest Address
x’800’
Instruction Memory Highest Address
x’FFF’
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM37RGB524CF17A | Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | Video DAC with Color Palette (RAMDAC) |
| IBM39MPEGS420PBA18C | |
| IBM39MPEGS422PBA17C | |
| IBM39MPEGSIPBA18C | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM35CPC945C03C-2 | 制造商:IBM 功能描述: |
| IBM37RGB524CF17A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM39ENV422DLL00C | 制造商:IBM 功能描述: |
| IBM39ENV422PBA17C | 制造商:IBM Microelectronics 功能描述:VID ENCODER 420PIN HPBGA - Trays 制造商:IBM 功能描述:IBM IBM39ENV422PBA17C Encoders - Decoders |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。