- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360706 > IBM32NPR101EPXCAC133 Microprocessor PDF資料下載
參數(shù)資料
| 型號： | IBM32NPR101EPXCAC133 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 35/131頁 |
| 文件大?。?/td> | 1679K |
| 代理商： | IBM32NPR101EPXCAC133 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁
PRS28.4G
IBM Packet Routing Switch
prs28.03.fm
August 31, 2000
Functional Description
Page 35 of 131
3.3.4 Address Insertion
The input port number is inserted in header byte H1 of incoming Control Packets as follows:
The address insertion field is defined as a 5 bit field. However, in the PRS28.4G bit 3 is forced to 0.
3.4 Input Flow Control
The PRS28.4G continuously maintains shared memory and output queue status information. This status
information is periodically transmitted via the memory grants and output queue grants for flow control to
adapters which are connected to the PRS28.4G inputs.
Flow control is used to signal the adapter that it should stop transmitting packets when the packet memory
threshold is exceeded for the packet-priority or when an output queue threshold is exceeded for the packet
priority.
3.4.1 Memory Threshold Exceeded Condition
There are four programmable memory-full thresholds, one for each packet priority. These thresholds can be
used to prevent packets of a specific priority from using the entire packet memory. When the total number of
allocated memory locations exceeds the threshold value, the corresponding memory grant signal is cleared. It
is set whenever the total number of allocated locations is less than the threshold value.
The four memory-full thresholds must be programmed in decreasing order. That is, the memory-full threshold
for priority 0 must be greater than or equal to the memory-full threshold for priority 1, which in turn must be
greater than or equal to memory-full threshold for priority 2. Consequently, when memory-full threshold 0 is
exceeded, the other memory-full thresholds are also exceeded.
The memory-full information is available on device pins (MEM_GRANT).
3.4.2 Programming the Memory Full Thresholds
The memory-full threshold 0 should be programmed to:
NumberOfPackets - (16 * MasterGrantDelay) - ControlPacketLocations - 32.
32 addresses are reserved by the Input Controller and should be subtracted from the total number of
packets (either 256 or 512 depending whether speed expansion is off or on).
NumberOfPackets is the total packet storage available in shared memory, given in
Speed Expansion
Shared Memory Buffering Capacities
on page 22.
MasterGrantDelay is the reaction delay endured by the Memory grant pin information, calculated in LUs.
The PRS28.4G component of this delay is one LU time. The transmission and processing time of the
Memory Grant by the adapter must be added to this value.
Reserved
0
Input Port
Number
0
1
2
3
4
5
6
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM37RGB524CF17A | Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | Video DAC with Color Palette (RAMDAC) |
| IBM39MPEGS420PBA18C | |
| IBM39MPEGS422PBA17C | |
| IBM39MPEGSIPBA18C | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM35CPC945C03C-2 | 制造商:IBM 功能描述: |
| IBM37RGB524CF17A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM39ENV422DLL00C | 制造商:IBM 功能描述: |
| IBM39ENV422PBA17C | 制造商:IBM Microelectronics 功能描述:VID ENCODER 420PIN HPBGA - Trays 制造商:IBM 功能描述:IBM IBM39ENV422PBA17C Encoders - Decoders |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。