Signal Summary
MOTOROLA
ColdFire2/2M User’s Manual
For More Information On This Product,
Go to: www.freescale.com
2-3
2.2 MASTER BUS SIGNALS
2.2.1 68K Interrupt Acknowledge Mode Enable (IACK_68K)
This active-high input signal enables the 68K interrupt acknowledge mode. In this mode, the
Master Address Bus, MADDR[31:0], MTT[1:0], and MTM[2:0] signals mimic the 68K
address bus and function codes during interrupt acknowledge and CPU space bus cycles.
This is a static input. Refer to
Section 3.7.1 Interrupt Acknowledge Bus Cycle
for more
information.
2.2.2 Master Address Bus (MADDR[31:0])
During a normal bus cycle, this 32-bit output bus provides the address of the first item of a
bus transfer. It is capable of addressing 4 Gbytes of address space.
2.2.3 Master Arbiter Control (MARBC[1:0])
These output signals can be used to specify the mode of operation for an optional arbitration
module. They reflect the bit positions [17:16] in the CACR. If an optional arbitration module
is not used, these signals can be used as general purpose output signals. The CACR is
accessible in supervisor mode as control register $002 using the MOVEC instruction.
Scan Test Ring Core Mode Enable
Scan Test Ring Data Input
Scan Test Ring Data Output
Scan Test Ring Enable
Scan Test Ring Mode
SRAM Address Bus
SRAM Chip-Select
SRAM Data Input Bus
SRAM Data Output Bus
SRAM Size
SRAM Strobe
SRAM Read/Write
Test Address Bus
Test Control
Test Invalidate Inhibit
Test ITAG Write
Test Instruction Cache Read Hit
Test IDATA Read
Test IDATA Write
Test KTA Mode Enable
Test Mode Enable
Test SRAM Read
Test SRAM Write
Test Read
Test ROM Read
Test Write Inhibit
CORE_TEST
TR_SDI[1:0]
TR_SDO[1:0]
TR_SE
TR_MODE
SRAM_ADDR
[14:2]
SRAM_CSB
SRAM_DI
[31:0]
SRAM_DO
[31:0]
SRAM_SZ
[2::0]
SRAM_ST
[3::0]
SRAM_RWB
[3:0]
TEST_ADDR
[14:2]
TEST_CTRL
TEST_IVLD_INH
TEST_ITAG_WRT
TEST_RHIT
TEST_IDATA_RD
TEST_IDATA_WRT
TEST_KTA
TEST_MODE
TEST_SRAM_RD
TEST_SRAM_WRT
TEST_RD
TEST_ROM_RD
TEST_WR_INH
Input
Input
Output
Input
Input
Output
Output
Output
Input
Input
Output
Output
Input
Input
Input
Input
Output
Input
Input
Input
Input
Input
Input
Input
Input
Input
High
High
High
High
High
High
Low
High
High
High
High
Low
High
High
High
High
High
High
High
High
High
High
High
High
High
High
Table 2-1. Signal Summary (Continued)
SIGNAL
MNEMONIC
INPUT/OUTPUT
ACTIVE STATE
F
Freescale Semiconductor, Inc.
n
.