TABLE OF CONTENTS (Continued)
Paragraph
Number
Page
Number
Title
xiv
ColdFire2/2M User’s Manual
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
7.1.3
7.1.4
7.1.5
7.1.6
7.2
7.2.1
7.2.1.1
7.2.1.2
7.2.1.3
7.2.1.4
7.2.1.5
7.2.1.6
7.2.1.7
7.2.1.8
7.2.1.9
7.2.1.10
7.2.1.11
7.3
7.3.1
7.3.2
7.3.2.1
7.3.2.2
7.3.3
7.3.3.1
7.3.3.2
7.3.3.3
7.3.3.4
7.3.3.4.1
7.3.3.4.2
7.3.3.4.3
7.3.3.4.4
7.3.3.4.5
7.3.3.4.6
7.3.3.4.7
7.3.3.4.8
7.3.3.4.9
7.3.3.4.10
7.3.3.4.11
7.3.3.4.12
7.3.3.4.13
7.4
7.4.1
Development Serial Clock (DSCLK).......................................................7-2
Development Serial Input (DSI)..............................................................7-2
Development Serial Output (DSO).........................................................7-2
Processor Status (PST[3:0])...................................................................7-2
Real-Time Trace..........................................................................................7-2
Processor Status Signal Encoding.........................................................7-3
Continue Execution (PST = $0).........................................................7-3
Begin Execution of an Instruction (PST = $1)....................................7-3
Entry into User Mode (PST = $3) ......................................................7-3
Begin Execution of PULSE or WDDATA instructions (PST = $4) .....7-3
Begin Execution of Taken Branch (PST = $5)...................................7-4
Begin Execution of RTE Instruction (PST = $7) ................................7-5
Begin Data Transfer (PST = $8 - $A) ................................................7-5
Exception Processing (PST = $C).....................................................7-5
Emulator-Mode Exception Processing (PST = $D) ...........................7-5
Processor Stopped (PST = $E).........................................................7-5
Processor Halted (PST = $F) ............................................................7-5
Background Debug Mode (BDM) ................................................................7-5
CPU Halt ................................................................................................7-6
BDM Serial Interface..............................................................................7-7
Receive Packet Format.....................................................................7-8
Transmit Packet Format ....................................................................7-9
BDM Command Set ...............................................................................7-9
BDM Command Set Summary ..........................................................7-9
ColdFire BDM Commands...............................................................7-10
Command Sequence Diagram........................................................7-11
Command Set Descriptions.............................................................7-12
Read A/D Register (RAREG/RDREG).......................................7-13
Write A/D Register (WAREG/WDREG)......................................7-13
Read Memory Location (READ).................................................7-14
Write Memory Location (WRITE) ...............................................7-16
Dump Memory Block (DUMP)....................................................7-17
Fill Memory Block (FILL) ............................................................7-19
Resume Execution (GO)............................................................7-21
No Operation (NOP)...................................................................7-21
Read Control Register (RCREG) ...............................................7-22
Write Control Register (WCREG)...............................................7-23
Read Debug Module Register (RDMREG) ................................7-24
Write Debug Module Register (WDMREG)................................7-25
Unassigned Opcodes.................................................................7-25
Real-Time Debug Support.........................................................................7-26
Theory of Operation .............................................................................7-26
F
Freescale Semiconductor, Inc.
n
.