LIST OF ILLUSTRATIONS (Continued)
Figure
Number
Page
Number
Title
xx
ColdFire2/2M User’s Manual
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
5-6
5-7
6-1
6-2
6-3
7-1
7-2
7-3
7-4
7-5
7-6
7-7
7-8
7-9
7-10
7-11
7-12
7-13
7-14
7-15
7-16
7-17
7-18
8-1
8-2
8-3
8-4
8-5
8-6
8-7
8-8
10-1
10-2
10-3
10-4
10-5
10-6
10-7
A-1
A-2
A-3
A-4
Example 8 Kbyte SRAM Interface Diagram....................................................5-15
SRAM Base Address Register (RAMBAR0)...................................................5-17
MAC Flow Diagram...........................................................................................6-2
MAC Status Register (MACSR)........................................................................6-3
MAC Mask Register (MASK) ............................................................................6-4
Processor/Debug Module Interface ..................................................................7-1
Example PST Diagram .....................................................................................7-4
BDM Serial Transfer .........................................................................................7-8
BDM Signal Sampling.......................................................................................7-8
Receive BDM Packet........................................................................................7-8
Transmit BDM Packet.......................................................................................7-9
Command Sequence Diagram........................................................................7-12
Debug Programming Model............................................................................7-29
Address Breakpoint Low Register (ABLR)......................................................7-29
Address Breakpoint High Register (ABHR) ....................................................7-30
Address Attribute Register (AATR).................................................................7-30
Program Counter Breakpoint Register (PBR).................................................7-32
Program Counter Breakpoint Mask Register (PBMR) ....................................7-33
Data Breakpoint Register (DBR).....................................................................7-33
Data Breakpoint Mask Register (DBMR)........................................................7-33
Trigger Definition Register (TDR) ...................................................................7-34
Configuration/Status Register (CSR)..............................................................7-37
Recommended BDM Connector.....................................................................7-40
Test Instruction Cache Tag Write Cycles..........................................................8-4
Test Instruction Cache Tag Read Cycles .........................................................8-5
Test Instruction Cache Data Write Cycles........................................................8-7
Test Instruction Cache Data Read Cycles........................................................8-8
KTA Mode Cycles...........................................................................................8-10
Test ROM Read Cycles..................................................................................8-12
Test SRAM Write Cycles ................................................................................8-14
Test SRAM Read Cycles................................................................................8-15
t
PLH
and t
PHL
Measurements..........................................................................10-2
t
r
and t
f
Measurements ...................................................................................10-2
Internal Cell Three-State Measurements and Example Circuits.....................10-3
t
rec
Recovery Time..........................................................................................10-4
t
su
and t
h
Measurements Between Data and a Control Signal .......................10-4
t
su
and t
h
Measurements Between Data and Clock Signals...........................10-4
Switching Waveforms Showing t
w(L)
and t
Address Attribute Register (AATR)...................................................................A-2
Address Breakpoint High Register (ABHR) ......................................................A-2
Address Breakpoint Low Register (ABLR)........................................................A-2
Access Control Register (ACR0, ACR1)...........................................................A-3
w(H)
Measurements.......................10-5
F
Freescale Semiconductor, Inc.
n
.