- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1977 > XRT94L31IB-L (Exar Corporation)IC MAPPER DS3/E3/STS-1 504TBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT94L31IB-L |
| 廠商： | Exar Corporation |
| 文件頁(yè)數(shù)： | 79/133頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MAPPER DS3/E3/STS-1 504TBGA |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 應(yīng)用： | 網(wǎng)絡(luò)切換 |
| 接口： | 總線 |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 封裝/外殼： | 504-LBGA |
| 供應(yīng)商設(shè)備封裝： | 504-TBGA（35x35） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)當(dāng)前第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)
XRT94L31
5
REV. 1.0.1
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
AC18
PRD_L/DS*/WE*
I
TTL
READ Strobe /Data Strobe:
The function of this input pin depends upon which mode the Micropro-
cessor Interface has been configured to operate in, as described below.
Intel-Asynchronous Mode - RD* - READ Strobe Input:
If the Microprocessor Interface is operating in the Intel-Asynchronous
Mode, then this input pin will function as the RD* (Active "Low" READ
Strobe) input signal from the Microprocessor. Once this active-low sig-
nal is asserted, then the XRT94L31 will place the contents of the
addressed register (or buffer location) on the Microprocessor Bi-direc-
tional Data Bus (D[7:0]). When this signal is negated, the Data Bus will
be tri-stated.
Motorola-Asynchronous (68K) Mode - DS* - Data Strobe Input:
If the Microprocessor Interface is operating in the Motorola Asynchro-
nous Mode, then this input will function as the DS* (Data Strobe) input
signal.
PowerPC 403 Mode - WE* - Write Enable Input:
If the Microprocessor Interface is operating in the PowerPC 403 Mode,
then this input pin will function as the WE* (Write Enable) input pin.
Anytime the Microprocessor Interface samples this active-low input sig-
nal (along with CS* and WR*/R/W*) also being asserted (at a logic level)
upon the rising edge of PCLK, then the Microprocessor Interface will
(upon the very same rising edge of PCLK) latch the contents on the Bi-
Directional Data Bus (D[7:0]) into the target on-chip register or buffer
location within the XRT94L31.
AG23
ALE/AS_L
I
TTL
Address Latch Enable/Address Strobe:T
he function of this input pin depends upon which mode the Microproces-
sor Interface has been configured to operate in, as described below.
Intel-Asynchronous Mode - ALE
If the Microprocessor Interface (of the XRT94L31) has been configured
to operate in the Intel-Asynchronous Mode, then this active-high input
pin is used to latch the address (present at the Microprocessor Interface
Address Bus input pins (A[14:0]) into the XRT94L31 Microprocessor
Interface block and to indicate the start of a READ or WRITE cycle. Pull-
ing this input pin "High" enables the input bus drivers for the Address
Bus input pins (A[14:0]). The contents of the Address Bus will be latched
into the XRT94L31 Microprocessor Interface circuitry, upon the falling
edge of this input signal.
Motorola-Asynchronous (68K) Mode - AS*
If the Microprocessor Interface has been configured to operate in the
Motorola-Asynchronous Mode, then this active-low input pin is used to
latch the data (residing on the Address Bus, A[14:0]) into the Micropro-
cessor Interface circuitry of the XRT94L31.
Pulling this input pin "Low" enables the input bus drivers for the Address
Bus input pins. The contents of the Address Bus will be latched into the
Microprocessor Interface circuitry, upon the rising edge of this signal.
PowerPC 403 Mode - No Function - Tie to GND:
If the MIcroprocessor Interface has been configured to operate in the
PowerPC 403 Mode, then this input pin has no role nor function and
should be tied to GND.
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
SIGNAL NAME
I/O
TYPE
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT94L33IB-L | IC MAPPER DS3/E3/STS-1 504TBGA |
| XRT94L43IB-F | IC MAPPER SONET/SDH OC12 516BGA |
| XS1-G02B-FB144-I4 | IC MCU 32BIT 16KB OTP 144FBGA |
| XTR114U/2K5 | IC 4-20MA I-TRANSMITTER 14-SOIC |
| ZXHF5000JB24TC | IC SWITCH QUAD 2X1 24QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT94L33 | 制造商:EXAR 制造商全稱:EXAR 功能描述:-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SONET REGISTERS |
| XRT94L33_06 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET |
| XRT94L33_07 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - ATM REGISTERS |
| XRT94L33_1 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER ATM/PPP - HARWARE MANUAL |
| XRT94L33_2 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SDH REGISTERS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。