參數資料
| 型號： | XRT94L31IB-L |
| 廠商： | Exar Corporation |
| 文件頁數： | 50/133頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MAPPER DS3/E3/STS-1 504TBGA |
| 標準包裝： | 24 |
| 應用： | 網絡切換 |
| 接口： | 總線 |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 封裝/外殼： | 504-LBGA |
| 供應商設備封裝： | 504-TBGA（35x35） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁
XRT94L31
23
REV. 1.0.1
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
D7
TxSDCCEnable
O
CMOS
Transmit - Section DCC Input Port - Enable Output pin:
This output pin, along with the TxTOHClk output pin and the TxSDCC
input pin is used to insert their value for the D1, D2 and D3 bytes, into
the Transmit STS-3 TOH Processor Block. The Transmit STS-3 TOH
Processor block will accept this data and will insert into the D1, D2 and
D3 byte-fields, within the outbound STS-3 data-stream.
The Section DCC HDLC Controller circuitry (which is connected to the
TxTOHClk, the TxSDCC and this output pin, is suppose to do the follow-
ing.
It should continuously monitor the state of this output pin.
Whenever this output pin pulses "High", then the Section DCC HDLC
Controller circuitry should place the next Section DCC bit (to be inserted
into the Transmit STS-3 TOH Processor block) onto the TxSDCC input
pin, upon the rising edge of TxTOHClk.
Any data that is placed on the TxSDCC input pin, will be sampled upon
the falling edge of TxOHClk.
C5
TxSDCC
I
TTL
Transmit - Section DCC Input Port - Input pin:
This input pin, along with the TxSDCCEnable and the TxTOHClk output
pins is used to insert their value for the D1, D2 and D3 bytes, into the
Transmit STS-3 TOH Processor Block. The Transmit STS-3 TOH Pro-
cessor block will accept this data and insert it into the D1, D2 and D3
byte fields, within the outbound STS-3 data-stream.
The Section DCC HDLC Circuitry that is interfaced to this input pin, the
TxSDCCEnable and the TxTOHClk pins is suppose to do the following.
It should continuously monitor the state of the TxSDCCEnable input pin.
Whenever the TxSDCCEnable input pin pulses "High", then the Section
DCC HDLC Controller circuitry should place the next Section DCC bit (to
be inserted into the Transmit STS-3 TOH Processor block) onto this
input pin upon the rising edge of TxTOHClk.
Any data that is placed on the TxSDCC input pin, will be sampled upon
the falling edge of TxTOHClk.Note:
NOTE: This pin should be connected to GND if it is not used.
D8
TxLDCC
I
TTL
Transmit - Line DCC Input Port:
This input pin, along with the TxLDCCEnable and the TxTOHClk pins is
used to insert their value for the D4, D5, D6, D7, D8, D9, D10, D11 and
D12 bytes, into the Transmit STS-3 TOH Processor Block. The Transmit
STS-3 TOH Processor block will accept this data and insert it into the
D4, D5, D6, D7, D8, D9, D10, D11 and D12 byte-fields, within the out-
bound STS-3 data-stream.
Whatever Line DCC HDLC Controller Circuitry is interface to the this
input pin, the TxLDCCEnable and the TxTOHClk is suppose to do the
following.
It should continuously monitor the state of the TxLDCCEnable input pin.
Whenever the TxLDCCEnable input pin pulses "High", then the Section
DCC Interface circuitry should place the next Line DCC bit (to be
inserted into the Transmit STS-3 TOH Processor block) onto the
TxLDCC input pin, upon the rising edge of TxTOHClk.
Any data that is placed on the TxLDCC input pin, will be sampled upon
the falling edge of TxTOHClk.Note:
NOTE: This pin should be connected to GND if it is not used.
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
SIGNAL NAME
I/O
TYPE
DESCRIPTION
相關PDF資料 |
PDF描述 |
|---|---|
| XRT94L33IB-L | IC MAPPER DS3/E3/STS-1 504TBGA |
| XRT94L43IB-F | IC MAPPER SONET/SDH OC12 516BGA |
| XS1-G02B-FB144-I4 | IC MCU 32BIT 16KB OTP 144FBGA |
| XTR114U/2K5 | IC 4-20MA I-TRANSMITTER 14-SOIC |
| ZXHF5000JB24TC | IC SWITCH QUAD 2X1 24QFN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XRT94L33 | 制造商:EXAR 制造商全稱:EXAR 功能描述:-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SONET REGISTERS |
| XRT94L33_06 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET |
| XRT94L33_07 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - ATM REGISTERS |
| XRT94L33_1 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER ATM/PPP - HARWARE MANUAL |
| XRT94L33_2 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SDH REGISTERS |
發(fā)布緊急采購，3分鐘左右您將得到回復。