![](http://datasheet.mmic.net.cn/Exar-Corporation/XRT94L31IB-L_datasheet_100162/XRT94L31IB-L_102.png)
XRT94L31
102
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
REV. 1.0.1
NOTE: Test Conditions: TA = 25°C, VCC = 3.3V±5% and 2.5V±5%, unless otherwise specified.
TABLE 5: TIMING INFORMATION FOR THE MICROPROCESSOR INTERFACE, WHEN CONFIGURED TO OPERATE IN THE
IBM POWER PC403 MODE
TIMING
DESCRIPTION
MIN.
TYP.
MAX.
UNITS
t0
pCS_L low to PCLK high
4
-
ns
t1
pRW_L low to PCLK high
9
-
ns
t2
Address setup time to PCLK high
4
-
ns
t3
Address hold time from PCLK high
2
-
ns
t4
Data setup time (WRITE cycle)
4
-
ns
t5
Data hold time (WRITE cycle) from PCLK High
0
-
ns
t6
pWE_L low to Clock high
4
-
ns
t7
Clock high to pWE_L high from PCLK high
0
-
ns
t8
Clock high to pRDY high
4.4
-
10.5
ns
t9
Clock high to pRDY low
4.2
-
10.4
ns
t10
Clock high to Data valid (READ cycle)
-
11
ns
t11
Clock high to pOE_L low
11
-
ns
t12
Clock high to pOE_L high
1.5
-
4.1
ns