- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1977 > XRT94L31IB-L (Exar Corporation)IC MAPPER DS3/E3/STS-1 504TBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT94L31IB-L |
| 廠商： | Exar Corporation |
| 文件頁(yè)數(shù)： | 54/133頁(yè) |
| 文件大小： | 0K |
| 描述： | IC MAPPER DS3/E3/STS-1 504TBGA |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 應(yīng)用： | 網(wǎng)絡(luò)切換 |
| 接口： | 總線 |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 封裝/外殼： | 504-LBGA |
| 供應(yīng)商設(shè)備封裝： | 504-TBGA（35x35） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)當(dāng)前第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)
XRT94L31
27
REV. 1.0.1
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
A5
A6
A7
TxPOHClk_0
TxPOHClk_1
TxPOHClk_2
O
CMOS
Transmit Path Overhead Input Port - Clock Output pin:
These output pins, along with TxPOH_n, TxPOHEnable_n, TxPOHIns_n
and TxPOHFrame function as the Transmit Path Overhead (TxPOH)
Input Port.
The TxPOHFrame and TxPOHEnable output pins are updated upon the
falling edge this clock output signal. The TxPOHIns_n input pins and the
data residing on the TxPOH_n input pins are sampled upon the next fall-
ing edge of this clock signal.
C9
C10
A8
TxPOHFrame_0
TxPOHFrame_1
TxPOHFrame_2
O
CMOS
Transmit Path Overhead Input Port - Frame Output pin:
These output pins, along with the TxPOH_n, TxPOHEnable_n,
TxPOHIns_n and TxPOHClk_n function as the Transmit Path Overhead
Input Port.The function of these output pins depends upon whether or
not the user inserting POH or TOH data via the TxPOH_n input pins.If
the user is only inserting POH data via these input pins:The TxPOH port
will pulse these output pins "High" whenever it is ready to accept and
process the J1 byte (e.g., the very first POH byte) via this port.
NOTES:
1. The externally circuitry can determine whether or not the
TxPOH port is expecting the A1 byte or the J1 byte, by
checking the state of the corresponding TxPOHEnable output
pin.
If the TxPOHEnable_n output pin is "Low" while the
TxPOHFrame_n output pin is "High", then the TxPOH port is
ready to process the A1 (TOH) bytes.
2. If the TxPOHEnable_n output pin is "High" while the
TxPOHFrame_n output pin is "High", then the TxPOH port is
ready to process the J1 (POH) bytes.
D10
E11
C11
TxPOHIns_0
TxPOHIns_1
TxPOHIns_2
I
TTL
Transmit Path Overhead Input Port - Insert Enable Input pin:
These input pins, along with TxPOH_n, TxPOHEnable_n,
TxPOHFrame_n and TxPOHClk_n function as the Transmit Path Over-
head (TxPOH) Input Port.
These input pins are used to enable or disable the TxPOH input port. If
these input pins are pulled "High", then the TxPOH port will sample and
latch data via the corresponding TxPOH input pins, upon the falling edge
of TxPOHClk_n.
Conversely, if these input pins are pulled "Low", then the TxPOH port will
NOT sample and latch data via the corresponding TxPOH input
pins.Note:
NOTE: If the TxPOHIns_n input pin is pulled "Low", this setting will be
overridden if the user has configured the Transmit SONET/STS-
1 POH Processor or Transmit STS-1 TOH Processor blocks to
accept certain POH or TOH overhead bytes via the external
port.
B7
B9
B10
TxPOHEnable_0
TxPOHEnable_1
TxPOHEnable_2
O
CMOS
Transmit Path Overhead Input Port - POH Indicator Output pin:
These output pins, along with TxPOH_n, TxPOHIns_n, TxPOHFrame_n
and TxPOHClk_n function as the Transmit Path Overhead (TxPOH)
Input Port.
These output pins will pulse "High" anytime the TxPOH port is ready to
accept and process POH bytes. These output pins will be "Low" at all
other times.
TRANSMIT LINE/ SYSTEM SIDE INTERFACE PINS
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
SIGNAL NAME
I/O
TYPE
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT94L33IB-L | IC MAPPER DS3/E3/STS-1 504TBGA |
| XRT94L43IB-F | IC MAPPER SONET/SDH OC12 516BGA |
| XS1-G02B-FB144-I4 | IC MCU 32BIT 16KB OTP 144FBGA |
| XTR114U/2K5 | IC 4-20MA I-TRANSMITTER 14-SOIC |
| ZXHF5000JB24TC | IC SWITCH QUAD 2X1 24QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT94L33 | 制造商:EXAR 制造商全稱:EXAR 功能描述:-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SONET REGISTERS |
| XRT94L33_06 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET |
| XRT94L33_07 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - ATM REGISTERS |
| XRT94L33_1 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER ATM/PPP - HARWARE MANUAL |
| XRT94L33_2 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SDH REGISTERS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。