![](http://datasheet.mmic.net.cn/Exar-Corporation/XRT94L31IB-L_datasheet_100162/XRT94L31IB-L_111.png)
XRT94L31
111
REV. 1.0.1
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
NOTE: The values for t9 and t10 are presented in
1.3.4
Ingress Timing for DS3/E3 Applications
Table 11 presents information on the Timing parameters for the DS3/E3/STS-1 LIU Interface Signals (in the
Ingress Direction) for DS3/E3 Applications, and when the DS3/E3 Framer block has been configured to sample
the DS3/E3/STS_1_DATA_IN and DS3/E3/STS_1_NEG_IN signals upon the rising edge of DS3/E3/
STS_1_CLOCK_IN.
Table 12 presents information on the Timing parameters for the DS3/E3/STS-1 LIU Interface Signals (in the
Ingress Direction) for DS3/E3 Applications, and when the DS3/E3 Framer block has been configured to sample
the DS3/E3/STS_1_DATA_IN and DS3/E3/STS_1_NEG_IN signals upon the falling edge of DS3/E3/
STS_1_CLOCK_IN.
FIGURE 16. AN ILLUSTRATION OF THE WAVEFORMS OF THE DS3/E3/STS-1 SIGNALS THAT ARE INPUT TO THE DS3/
E3/STS-1 LIU INTERFACE (IN THE INGRESS DIRECTION)
TABLE 11: TIMING INFORMATION FOR THE INGRESS DS3/E3/STS-1 LIU INTERFACE FOR DS3/E3 APPLICATIONS
(RISING EDGE OF DS3/E3/STS_1_CLOCK_IN)
SYMBOL
DESCRIPTION
MIN.
TYP.
MAX.
t9
DS3/E3/STS_1_DATA_IN and DS3/E3/STS_1_NEG_IN to rising edge of
DS3/E3/STS_1_CLOCK_IN set-up time requirements
4ns
t10
Rising edge of DS3/E3/STS_1_CLOCK_IN to DS3/E3/STS_1_DATA_IN
and DS3/E3/STS_1_NEG_IN Hold time requirements
0ns
TABLE 12: TIMING INFORMATION FOR THE INGRESS DS3/E3/STS-1 LIU INTERFACE FOR DS3/E3
APPLICATIONS(FALLING EDGE OF DS3/E3/STS_1_CLOCK_IN)
SYMBOL
DESCRIPTION
MIN.
TYP.
MAX.
t9
DS3/E3/STS_1_DATA_IN and DS3/E3/STS_1_NEG_IN to falling edge of
DS3/E3/STS_1_CLOCK_IN set-up time requirements
4ns
t10
Falling edge of DS3/E3/STS_1_CLOCK_IN to DS3/E3/STS_1_DATA_IN and
DS3/E3/STS_1_NEG_IN Hold time requirements
0ns
DS3/E3/STS_1_DATA_IN
DS3/E3/STS_1_CLOCK_IN
DS3/E3/STS_1_NEG_IN
t9
t10