XRT94L31
104
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
REV. 1.0.1
NOTE: The values for t0 through t11 can be found in
FIGURE 9. SYCHRONOUS MODE 4 - IDT3051/52 INTERFACE TIMING (READ CYCLE)
TABLE 6: TIMING INFORMATION FOR THE MICROPROCESSOR INTERFACE, WHEN CONFIGURED TO OPERATE IN THE
IBM POWER PC403 MODE
TIMING
DESCRIPTION
MIN.
TYP.
MAX
UNITS
t0
pCS_L low to Clock high
6
-
ns
t1
pALE high to Clock high
1
-
ns
t2
Clock high to pALE low
6
-
ns
t3
Data setup time (WRITE cycle)
-
N/N
ns
t4
Data hold time (WRITE cycle)
-
N/N
ns
t5
Clock high to pRDY_L low
-
11
ns
t6
Clock high to pWR_L high
6
-
ns
t7
Clock high to Data valid (READ cycle)
-
N/N
ns
t8
Clock high to pRDY_L high
-
11
ns
t9
pRDY_L high to Data invalid
0
-
ns
t7
t8
t9
pCLK
pCS_L
pA[7:0]
pD[7:0]
pRdy_L
pWR_L
pRD_L
t5
pDBEN_L
pALE
Address
t10
t11
Data