- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98081 > SIO10N268-NU (STANDARD MICROSYSTEMS CORP) MULTIFUNCTION PERIPHERAL, PQFP128 PDF資料下載
參數(shù)資料
| 型號： | SIO10N268-NU |
| 廠商： | STANDARD MICROSYSTEMS CORP |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | MULTIFUNCTION PERIPHERAL, PQFP128 |
| 封裝： | 14 X 14 MM, 1MM THICKNESS, GREEN, TQFP-128 |
| 文件頁數(shù)： | 241/251頁 |
| 文件大?。?/td> | 1384K |
| 代理商： | SIO10N268-NU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁當前第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁
Advanced Notebook I/O for ISA or LPC Designs
Datasheet
SMSC SIO10N268
Page 9
Rev. 0.5 (03-24-05)
DATASHEET
13.1
Entering and Exiting Test Mode...................................................................................................247
13.2
Pin List of XNOR Chain ...............................................................................................................248
13.3
Setup of XNOR Chain..................................................................................................................248
13.4
Testing Procedure........................................................................................................................249
Chapter 14
Package Outline ............................................................................................................ 251
14.1
128 Pin TQFP Package Outline, 14x14x1.0 Body, 2 MM Footprint ............................................251
Chapter 15
References...................................................................................................................... 253
LIST OF FIGURES
Figure 5.1 - SIO10N268 Block Diagram .......................................................................................................................29
Figure 8.1 - FWH Memory Cycle Preamble..................................................................................................................43
Figure 8.2 - Single Byte Read ......................................................................................................................................43
Figure 8.3 - Single Byte Write ......................................................................................................................................44
Figure 8.4 - X-Bus Interface, Mode 1 ...........................................................................................................................48
Figure 8.5 - X-Bus Interface, Mode 2 ...........................................................................................................................48
Figure 8.6 - X-Bus Interface, Mode 3 ...........................................................................................................................49
Figure 8.7 - Serial Data ................................................................................................................................................95
Figure 8.8 - Infrared Interface Block Diagram ............................................................................................................110
Figure 8.9 - CLKRUN# System Implementation Example ..........................................................................................144
Figure 8.10 - Clock Start Illustration ...........................................................................................................................145
Figure 8.11 - GPIO Function ......................................................................................................................................149
Figure 12.1 - Power-Up Timing ..................................................................................................................................222
Figure 12.2 – 14MHZ Clock Timing............................................................................................................................223
Figure 12.3 – PCI Clock Timing .................................................................................................................................223
Figure 12.4 - Reset Timing.........................................................................................................................................224
Figure 12.5 - Output Timing Measurement Conditions, LPC Signals .........................................................................224
Figure 12.6 – Input Timing Measurement Conditions, LPC Signals ...........................................................................224
Figure 12.7 - I/O Write................................................................................................................................................225
Figure 12.8 - I/O Read ...............................................................................................................................................225
Figure 12.9 - DMA Request Assertion Through LDRQ#.............................................................................................225
Figure 12.10 – DMA Write (First Byte) .......................................................................................................................225
Figure 12.11 - DMA Read (First Byte)........................................................................................................................226
Figure 12.12 – X-Bus I/O Read Timing ......................................................................................................................226
Figure 12.13 - X-Bus Write Timing .............................................................................................................................227
Figure 12.14 – X-Bus and LPC I/O Read Cyle ...........................................................................................................228
Figure 12.15 – X-Bus and LPC I/O Write Cycle .........................................................................................................229
Figure 12.16 - X-Bus Memory Read...........................................................................................................................230
Figure 12.17
X-Bus Memory Write ..........................................................................................................................231
Figure 12.18 - Microprocessor Write Timing ..............................................................................................................232
Figure 12.19 - DMA Timing ........................................................................................................................................233
Figure 12.20 – Floppy Disk Drive Timing (AT Mode Only) .........................................................................................234
Figure 12.21 - EPP 1.9 Data or Address Write Cycle.................................................................................................235
Figure 12.22 - EPP 1.9 Data or Address Read Cycle.................................................................................................236
Figure 12.23 - EPP 1.7 Data or Address Write Cycle.................................................................................................237
Figure 12.24 - EPP 1.7 Data or Address Read Cycle.................................................................................................237
Figure 12.25 - Parallel Port FIFO Timing ...................................................................................................................239
Figure 12.26 - ECP Parallel Port Forward Timing ......................................................................................................240
Figure 12.27 - ECP Parallel Port Reverse Timing ......................................................................................................241
Figure 12.28 - IrDA Receive Timing ...........................................................................................................................242
Figure 12.29 - IrDA Transmit Timing ..........................................................................................................................243
Figure 12.30 - Amplitude Shift Keyed IR Receive Timing...........................................................................................244
Figure 12.31 - Amplitude Shift Keyed IR Transmit Timing..........................................................................................245
Figure 12.32 - Setup and Hold Time ..........................................................................................................................245
Figure 12.33 - Serial Port Data...................................................................................................................................246
Figure 13.1 – XNOR-Chain Test Structure.................................................................................................................247
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SIS300 | GRAPHICS PROCESSOR, PBGA365 |
| SK12430PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SK12439PJ | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SK12439PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SL15100ZIT-XXX | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SIO665GT | 功能描述:界面開發(fā)工具 Evaluation Board RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| SIO666GT | 功能描述:界面開發(fā)工具 Evaluation Board RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| SIO669 | 功能描述:界面開發(fā)工具 Evaluation Board RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| SIOLS1000V2 | 制造商:SECELECTRONICS 制造商全稱:SECELECTRONICS 功能描述:Current Sensors |
| SIOLS2000V2 | 制造商:SECELECTRONICS 制造商全稱:SECELECTRONICS 功能描述:Current Sensors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。