參數(shù)資料
型號(hào)： SIO10N268-NU
廠商： STANDARD MICROSYSTEMS CORP
元件分類： 外設(shè)及接口
英文描述： MULTIFUNCTION PERIPHERAL, PQFP128
封裝： 14 X 14 MM, 1MM THICKNESS, GREEN, TQFP-128
文件頁(yè)數(shù)： 241/251頁(yè)
文件大?。?/td> 1384K
代理商： SIO10N268-NU
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)當(dāng)前第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)
Advanced Notebook I/O for ISA or LPC Designs
Datasheet
SMSC SIO10N268
Page 9
Rev. 0.5 (03-24-05)
DATASHEET
13.1
Entering and Exiting Test Mode...................................................................................................247
13.2
Pin List of XNOR Chain ...............................................................................................................248
13.3
Setup of XNOR Chain..................................................................................................................248
13.4
Testing Procedure........................................................................................................................249
Chapter 14
Package Outline ............................................................................................................ 251
14.1
128 Pin TQFP Package Outline, 14x14x1.0 Body, 2 MM Footprint ............................................251
Chapter 15
References...................................................................................................................... 253
LIST OF FIGURES
Figure 5.1 - SIO10N268 Block Diagram .......................................................................................................................29
Figure 8.1 - FWH Memory Cycle Preamble..................................................................................................................43
Figure 8.2 - Single Byte Read ......................................................................................................................................43
Figure 8.3 - Single Byte Write ......................................................................................................................................44
Figure 8.4 - X-Bus Interface, Mode 1 ...........................................................................................................................48
Figure 8.5 - X-Bus Interface, Mode 2 ...........................................................................................................................48
Figure 8.6 - X-Bus Interface, Mode 3 ...........................................................................................................................49
Figure 8.7 - Serial Data ................................................................................................................................................95
Figure 8.8 - Infrared Interface Block Diagram ............................................................................................................110
Figure 8.9 - CLKRUN# System Implementation Example ..........................................................................................144
Figure 8.10 - Clock Start Illustration ...........................................................................................................................145
Figure 8.11 - GPIO Function ......................................................................................................................................149
Figure 12.1 - Power-Up Timing ..................................................................................................................................222
Figure 12.2 – 14MHZ Clock Timing............................................................................................................................223
Figure 12.3 – PCI Clock Timing .................................................................................................................................223
Figure 12.4 - Reset Timing.........................................................................................................................................224
Figure 12.5 - Output Timing Measurement Conditions, LPC Signals .........................................................................224
Figure 12.6 – Input Timing Measurement Conditions, LPC Signals ...........................................................................224
Figure 12.7 - I/O Write................................................................................................................................................225
Figure 12.8 - I/O Read ...............................................................................................................................................225
Figure 12.9 - DMA Request Assertion Through LDRQ#.............................................................................................225
Figure 12.10 – DMA Write (First Byte) .......................................................................................................................225
Figure 12.11 - DMA Read (First Byte)........................................................................................................................226
Figure 12.12 – X-Bus I/O Read Timing ......................................................................................................................226
Figure 12.13 - X-Bus Write Timing .............................................................................................................................227
Figure 12.14 – X-Bus and LPC I/O Read Cyle ...........................................................................................................228
Figure 12.15 – X-Bus and LPC I/O Write Cycle .........................................................................................................229
Figure 12.16 - X-Bus Memory Read...........................................................................................................................230
Figure 12.17
X-Bus Memory Write ..........................................................................................................................231
Figure 12.18 - Microprocessor Write Timing ..............................................................................................................232
Figure 12.19 - DMA Timing ........................................................................................................................................233
Figure 12.20 – Floppy Disk Drive Timing (AT Mode Only) .........................................................................................234
Figure 12.21 - EPP 1.9 Data or Address Write Cycle.................................................................................................235
Figure 12.22 - EPP 1.9 Data or Address Read Cycle.................................................................................................236
Figure 12.23 - EPP 1.7 Data or Address Write Cycle.................................................................................................237
Figure 12.24 - EPP 1.7 Data or Address Read Cycle.................................................................................................237
Figure 12.25 - Parallel Port FIFO Timing ...................................................................................................................239
Figure 12.26 - ECP Parallel Port Forward Timing ......................................................................................................240
Figure 12.27 - ECP Parallel Port Reverse Timing ......................................................................................................241
Figure 12.28 - IrDA Receive Timing ...........................................................................................................................242
Figure 12.29 - IrDA Transmit Timing ..........................................................................................................................243
Figure 12.30 - Amplitude Shift Keyed IR Receive Timing...........................................................................................244
Figure 12.31 - Amplitude Shift Keyed IR Transmit Timing..........................................................................................245
Figure 12.32 - Setup and Hold Time ..........................................................................................................................245
Figure 12.33 - Serial Port Data...................................................................................................................................246
Figure 13.1 – XNOR-Chain Test Structure.................................................................................................................247
相關(guān)PDF資料
PDF描述
SIS300 GRAPHICS PROCESSOR, PBGA365
SK12430PJT 800 MHz, OTHER CLOCK GENERATOR, PQCC28
SK12439PJ 800 MHz, OTHER CLOCK GENERATOR, PQCC28
SK12439PJT 800 MHz, OTHER CLOCK GENERATOR, PQCC28
SL15100ZIT-XXX 200 MHz, OTHER CLOCK GENERATOR, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SIO665GT 功能描述:界面開發(fā)工具 Evaluation Board RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
SIO666GT 功能描述:界面開發(fā)工具 Evaluation Board RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
SIO669 功能描述:界面開發(fā)工具 Evaluation Board RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
SIOLS1000V2 制造商:SECELECTRONICS 制造商全稱:SECELECTRONICS 功能描述:Current Sensors
SIOLS2000V2 制造商:SECELECTRONICS 制造商全稱:SECELECTRONICS 功能描述:Current Sensors
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*