- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98081 > SIO10N268-NU (STANDARD MICROSYSTEMS CORP) MULTIFUNCTION PERIPHERAL, PQFP128 PDF資料下載
參數(shù)資料
| 型號(hào)： | SIO10N268-NU |
| 廠商： | STANDARD MICROSYSTEMS CORP |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | MULTIFUNCTION PERIPHERAL, PQFP128 |
| 封裝： | 14 X 14 MM, 1MM THICKNESS, GREEN, TQFP-128 |
| 文件頁(yè)數(shù)： | 193/251頁(yè) |
| 文件大?。?/td> | 1384K |
| 代理商： | SIO10N268-NU |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)當(dāng)前第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)
Advanced Notebook I/O for ISA or LPC Designs
Datasheet
Rev. 0.5 (03-24-05)
Page 46
SMSC SIO10N268
DATASHEET
I/O devices located on the X-Bus interface may be accessed by I/O transactions on the LPC interface.
Memory or Flash devices located on the X-Bus interface may be accessed by LPC Memory or Firmware
Hub (FWH) cycles via the LPC interface. See sections 8.3.4.3 Memory Read and Write Cycles on page 37
and 8.4 FWH Interface (LPC Mode Only) on page 40 for decoding FWH cycles.
NOTE:
Chip Select nXCS[0] can be disabled from going active for a memory access by settting the corresponding
enable bit to ‘0’, which is located in the X-Bus Chip Select 0 Register. Chip Selects nXCS1and nXCS2
can be disabled from going active for an I/O access by setting the corresponding disable bit to ‘1’, which is
located in the associated Base I/O Address x
Low Byte register. These bits allow each chip select to be
individually enabled or disabled for either memory or I/O transactions.
8.5.1
I/O Cycles
The X-bus interface allows the SIO10N268 - LPC MODE to interface to as many as 2 external components
that have an 8 bit data bus.
Devices located on nXCS1 and nXCS2 are accessable by LPC I/O
transactions. These devices may have their Base I/O Addresses located on 2, 4, or 16 byte boundaries
depending on the X-Bus mode of operation. (See section 10.5 Logical Device Base I/O Address and
Range on page 215 for valid Base I/O Addresses for the X-Bus interface.) The SIO10N268 - LPC MODE
performs 16-bit address qualification on the X-Bus base I/O addresses.
That is, the upper 4-bits,
bits[15:12], must be ‘0’.
The X-Bus interface offers three different modes of operation for I/O devices on both I/O chip selects
(nXCS1 and nXCS2). In Mode 1, a 10-bit compare is performed on address bits[11:2] and address
bits[1:0] are forwarded to XA1 and XA0 respectively. In Mode 2, an 8-bit compare is performed on address
bits[11:4] and address bits[3:0] are forwarded to XA3 to XA0 respectively. In Mode 3, a 10-bit address
compare is performed on address bits[11:3] and bits[1] and if address is valid and bit[0]=0 then address
bit[2] is forwarded to XA2 .
The chip select outputs are generated by logic that compares the LPC I/O address bits with the X-bus base
I/O address configuration registers. The mode of operation determines the number of valid address pins
that the X-bus interface provides, as well as the number of bits in the base I/O addresses. The mode is
chosen via bits[1:0] of the X-Bus I/O Select Configuration Register located at CR52.
The options for X-bus modes are as follows:
Mode 1: The X-bus base I/O address configuration registers contain address bits A11 through A8 and
A7 through A2, respectively. A1 and A0 pass directly through to XA1 and XA0, respectively. The chip
selects only become active (low) for the LPC bus cycle in which the address match occurs.
Mode 2: The X-bus base I/O address configuration registers contain address bits A11 through A8 and
A7 through A4, respectively. A3, A2, A1 and A0 pass directly through to XA3, XA2, XA1 and XA0,
respectively. The chip selects only become active (low) for the LPC bus cycle in which the address
match occurs.
Mode 3: The X-bus base I/O address configuration registers contain address bits A11 through A8, A7
though A3, and A1. A2 passes directly through to XA2. A2 is used to select between the registers at
base address offset 0 and offset of 4. This mode allows communication with up to three register pairs
at a programmable base address and fixed offset of +4, for example (60,64), (62,66), (68,6C). The
chip selects only become active (low) for the LPC bus cycle in which the address match occurs. A0
(address bit 0 from LPC bus) must be ‘0’ since registers may only be accessed on even-byte
boundaries. That is, only even addresses are valid since the part checks that bit A0 is 0.
Each X-bus chip select base address register has an associated “write protect” bit that can only be set
once, and is reset by VCC POR and PCI Reset (i.e., Hard Reset). When this bit is set, it prevents the base
address configuration registers (high byte and low byte) for each chip select from being written. This
security feature ensures that the base address and disable bit for each chip select can only be set by BIOS
and cannot be corrupted by any virus software.
This bit is part of the X-bus Low Address Byte
Configuration register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SIS300 | GRAPHICS PROCESSOR, PBGA365 |
| SK12430PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SK12439PJ | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SK12439PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SL15100ZIT-XXX | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SIO665GT | 功能描述:界面開(kāi)發(fā)工具 Evaluation Board RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| SIO666GT | 功能描述:界面開(kāi)發(fā)工具 Evaluation Board RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| SIO669 | 功能描述:界面開(kāi)發(fā)工具 Evaluation Board RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| SIOLS1000V2 | 制造商:SECELECTRONICS 制造商全稱:SECELECTRONICS 功能描述:Current Sensors |
| SIOLS2000V2 | 制造商:SECELECTRONICS 制造商全稱:SECELECTRONICS 功能描述:Current Sensors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。