
Advanced Notebook I/O for ISA or LPC Designs
Datasheet
Rev. 0.5 (03-24-05)
Page 6
SMSC SIO10N268
DATASHEET
8.10.7.9
FIFO Operation..............................................................................................................................130
8.10.7.10
DMA Transfers ............................................................................................................................131
8.10.7.11
DMA Mode - Transfers from the FIFO to the Host.......................................................................131
8.10.7.12
Programmed I/O Mode or Non-DMA Mode..................................................................................131
8.10.7.13
Programmed I/O - Transfers from the FIFO to the Host ..............................................................131
8.10.7.14
Programmed I/O - Transfers from the Host to the FIFO ..............................................................132
8.10.8
Parallel Port Floppy Disk Controller...................................................................................................132
8.10.8.1
FDC on Parallel Port Pin................................................................................................................133
8.11
Watchdog Timer...........................................................................................................................134
8.12
LED Functionality .........................................................................................................................135
8.13
Power Management.....................................................................................................................135
8.13.1
FDC Power Management..................................................................................................................135
8.13.1.1
DSR From Powerdown..................................................................................................................136
8.13.1.2
Wake Up From Auto Powerdown ..................................................................................................136
8.13.1.3
Register Behavior ..........................................................................................................................136
8.13.1.4
Pin Behavior ..................................................................................................................................136
8.13.1.5
System Interface Pins....................................................................................................................137
8.13.1.6
FDD Interface Pins ........................................................................................................................137
8.13.2
UART Power Management ...............................................................................................................138
8.13.2.1
Exit Auto Powerdown ....................................................................................................................138
8.13.3
Parallel Port.......................................................................................................................................138
8.13.3.1
Exit Auto Powerdown ....................................................................................................................138
8.14
Serial IRQ.....................................................................................................................................138
8.14.1
Timing Diagrams For SER_IRQ Cycle ..............................................................................................139
8.14.1.1
SER_IRQ Cycle Control ................................................................................................................139
8.14.1.2
SER_IRQ Data Frame...................................................................................................................140
8.14.1.3
Stop Cycle Control.........................................................................................................................141
8.14.1.4
Latency..........................................................................................................................................141
8.14.1.5
EOI/ISR Read Latency ..................................................................................................................141
8.14.1.6
AC/DC Specification Issue.............................................................................................................142
8.14.1.7
Reset and Initialization...................................................................................................................142
8.14.2
Routable IRQ Inputs..........................................................................................................................142
8.15
PCI CLKRUN Support..................................................................................................................143
8.15.1
Overview ...........................................................................................................................................143
8.15.2
CLKRUN# for Serial IRQ...................................................................................................................143
8.15.3
CLKRUN# for LDRQ# .......................................................................................................................143
8.15.4
Using CLKRUN# ...............................................................................................................................143
8.16
General Purpose I/O ....................................................................................................................145
8.16.1
GPIO Pins .........................................................................................................................................145
8.16.2
Description ........................................................................................................................................146
8.16.3
GPIO Control.....................................................................................................................................148
8.16.4
GPIO Operation ................................................................................................................................148
8.16.5
GPIO, PME and SMI Functionality ....................................................................................................150
8.17
System Management Interrupt (SMI)...........................................................................................151
8.17.1
SMI Registers....................................................................................................................................151
8.18
PME Support................................................................................................................................151
8.18.1
PME Registers ..................................................................................................................................152
Chapter 9
Runtime Registers ............................................................................................................ 153
9.1
Runtime Registers Block Summary ................................................................................................153
9.2
Runtime Registers Block Description..............................................................................................154
Chapter 10
Configuration ................................................................................................................ 163
10.1
Configuration Access Ports..........................................................................................................163
10.2
Configuration State ......................................................................................................................163
10.2.1
Entering the Configuration State .......................................................................................................163
10.2.2
Configuration Register Programming ................................................................................................163
10.2.3
Exiting the Configuration State..........................................................................................................164
10.2.3.1
Programming Example ..................................................................................................................164