CONTENTS
Paragraph
Number
Title
Page
Number
Contents
ix
2.5.5
2.5.5.1
2.5.5.2
2.5.5.3
2.5.5.4
2.5.5.5
2.5.5.6
2.5.5.7
2.5.5.8
2.6
2.6.1
2.6.2
Vector Permutation and Formatting Instructions.......................................... 2-80
Vector Pack Instructions........................................................................... 2-81
Vector Unpack Instructions...................................................................... 2-81
Vector Merge Instructions........................................................................ 2-82
Vector Splat Instructions .......................................................................... 2-82
Vector Permute Instructions..................................................................... 2-83
Vector Select Instruction .......................................................................... 2-83
Vector Shift Instructions........................................................................... 2-83
Vector Status and Control Register Instructions ...................................... 2-84
AltiVec VEA Instructions................................................................................. 2-84
AltiVec Vector Memory Control InstructionsVEA.................................. 2-84
AltiVec Instructions with Specific Implementations
for the MPC7400 ...................................................................................... 2-85
Least-Recently-Used Instructions............................................................. 2-85
2.6.2.1
Chapter 3
L1 and L2 Cache Operation
3.1
3.2
3.3
3.4
3.4.1
3.4.1.1
3.4.2
3.4.2.1
3.4.3
3.4.3.1
3.4.3.2
3.4.3.3
3.4.3.4
3.4.3.4.1
L1 Instruction and Data Caches.......................................................................... 3-1
Data Cache Organization.................................................................................... 3-5
Instruction Cache Organization.......................................................................... 3-6
Memory and Cache Coherency........................................................................... 3-7
Memory/Cache Access Attributes (WIMG Bits)............................................ 3-7
Out-of-Order Accesses to Guarded Memory.............................................. 3-8
Coherency Support ......................................................................................... 3-9
AltiVec Transient Hint Support................................................................ 3-11
Coherency Protocols..................................................................................... 3-11
Snoop Response........................................................................................ 3-12
Intervention............................................................................................... 3-13
Simplified Transaction Types................................................................... 3-14
MESI State Transitions............................................................................. 3-15
MESI Protocol in 60x Bus Mode and MPX Bus Mode
(with L1_INTVEN = 0b000)................................................................ 3-16
MESI Protocol in MPX Bus Mode with Modified
Intervention Enabled............................................................................. 3-19
MESI Protocol in MPX Bus Mode (with L1_INTVEN = 0b110) ....... 3-22
MERSI State Transitions.......................................................................... 3-26
Reservation Snooping............................................................................... 3-29
State Changes for Self-Generated Bus Transactions................................ 3-30
MPC7400-Initiated Load/Store Operations.................................................. 3-33
Performed Loads and Stores..................................................................... 3-33
Sequential Consistency of Memory Accesses.......................................... 3-34
3.4.3.4.2
3.4.3.4.3
3.4.3.5
3.4.3.6
3.4.3.7
3.4.4
3.4.4.1
3.4.4.2