CONTENTS
Paragraph
Number
Title
Page
Number
Contents
xvii
8.4.2.3
8.4.3
8.4.3.1
8.4.3.2
8.4.3.3
8.4.3.4
8.4.4
8.4.4.1
8.4.4.2
8.4.4.3
8.4.4.3.1
8.4.4.3.2
8.4.4.4
8.4.4.5
8.4.4.6
8.4.4.6.1
8.4.4.6.2
8.4.4.7
8.4.4.7.1
8.4.4.7.2
8.4.4.8
8.4.4.8.1
8.4.4.8.2
8.4.5
8.4.5.1
8.4.5.2
8.4.5.2.1
8.4.5.2.2
8.4.5.3
8.4.5.3.1
8.4.5.3.2
8.4.5.4
8.4.6
8.4.6.1
8.4.6.2
8.4.6.3
8.4.6.4
8.4.7
8.4.7.1
8.4.7.1.1
8.4.7.1.2
8.4.7.2
8.4.7.3
Address Bus Monitor (
AMON
)Output................................................ 8-27
Address Bus and Parity in MPX Bus Mode ................................................. 8-28
Address Bus (A[0:31])Output............................................................... 8-28
Address Bus (A[0:31])Input................................................................. 8-28
Address Parity (AP[0:3])Output........................................................... 8-28
Address Parity (AP[0:3])Input.............................................................. 8-29
Address Transfer Attribute Signals in MPX Bus Mode............................... 8-29
Transfer Start (TS)Output..................................................................... 8-29
Transfer Start (TS)Input ....................................................................... 8-29
Transfer Type (TT[0:4])........................................................................... 8-29
Transfer Type (TT[0:4])Output........................................................ 8-29
Transfer Type (TT[0:4])Input........................................................... 8-30
Transfer Burst (
TBST
)Output............................................................... 8-30
Transfer Size (TSIZ[0:2])Output.......................................................... 8-30
Global (
GBL
)............................................................................................ 8-30
Global (GBL)Output......................................................................... 8-30
Global (GBL)Input........................................................................... 8-31
Write-Through (WT)................................................................................ 8-31
Write-Through (WT)Output............................................................. 8-31
Write-Through (WT)Input................................................................ 8-31
Cache Inhibit (CI)..................................................................................... 8-31
Cache Inhibit (CI)Output.................................................................. 8-31
Cache Inhibit (CI)Input .................................................................... 8-32
MPX Address Transfer Termination Signals................................................ 8-32
Address Acknowledge (AACK)Input................................................... 8-32
Address Retry (
ARTRY
).......................................................................... 8-32
Address Retry (ARTRY)Output....................................................... 8-33
Address Retry (ARTRY)Input.......................................................... 8-33
MPX Bus Shared (SHD0, SHD1) Signals................................................ 8-33
Shared (SHD0, SHD1)Output .......................................................... 8-34
Shared (SHD0, SHD1)Input............................................................. 8-34
Snoop Hit (HIT)Output......................................................................... 8-34
Data Bus Arbitration Signals........................................................................ 8-35
Data Bus Grant (DBG)Input................................................................. 8-35
Data Transaction Index (DTI[0:2])Input.............................................. 8-36
Data Ready (DRDY)Output ................................................................. 8-36
Data Bus Monitor (
DMON
)Output ..................................................... 8-37
Data Transfer Signals in MPX Bus Mode.................................................... 8-37
Data Bus (DH[0:31], DL[0:31])............................................................... 8-37
Data Bus (DH[0:31], DL[0:31])Output............................................ 8-37
Data Bus (DH[0:31], DL[0:31])Input............................................... 8-38
Data Bus Parity (DP[0:7])Output ......................................................... 8-38
Data Bus Parity (DP[0:7])Input............................................................ 8-38