vi
MPC7400 RISC Microprocessor Users Manual
CONTENTS
Paragraph
Number
Title
Page
Number
1.6.2
1.7
1.7.1
1.7.2
1.8
1.8.1
1.8.2
1.9
1.10
1.11
1.12
1.13
MPC7400 Microprocessor Cache Implementation....................................... 1-34
Exception Model............................................................................................... 1-34
PowerPC Exception Model........................................................................... 1-34
MPC7400 Microprocessor Exception Implementation ................................ 1-35
Memory Management....................................................................................... 1-37
PowerPC Memory Management Model....................................................... 1-37
MPC7400 Microprocessor Memory Management Implementation............. 1-38
Instruction Timing ............................................................................................ 1-39
Power Management .......................................................................................... 1-41
Thermal Management....................................................................................... 1-42
Performance Monitor........................................................................................ 1-43
Differences between the MPC7400 and the MPC750...................................... 1-43
Chapter 2
Programming Model
2.1
2.1.1
2.1.2
2.1.2.1
2.1.2.2
2.1.2.3
2.1.2.4
2.1.2.4.1
2.1.2.4.2
2.1.2.4.3
2.1.2.4.4
2.1.2.5
2.1.2.6
2.1.3
2.1.3.1
2.1.3.1.1
2.1.3.1.2
2.1.3.1.3
2.1.3.1.4
2.1.3.1.5
The MPC7400 Processor Register Set................................................................ 2-1
Register Set..................................................................................................... 2-2
MPC7400-Specific Registers........................................................................ 2-10
Instruction Address Breakpoint Register (IABR)..................................... 2-10
Hardware Implementation-Dependent Register 0.................................... 2-11
Hardware Implementation-Dependent Register 1.................................... 2-15
Performance Monitor Registers................................................................ 2-15
Monitor Mode Control Register 0 (MMCR0)...................................... 2-16
User Monitor Mode Control Register 0 (UMMCR0)........................... 2-18
Monitor Mode Control Register 1 (MMCR1)...................................... 2-18
User Monitor Mode Control Register 1 (UMMCR1)........................... 2-19
Monitor Mode Control Register 2 (MMCR2).......................................... 2-19
User Monitor Mode Control Register 2 (UMMCR2)............................... 2-20
Breakpoint Address Mask Register (BAMR)............................................... 2-20
User Breakpoint Address Mask Register (UBAMR) ............................... 2-21
Performance Monitor Counter Registers (PMC1DPMC4) ................... 2-21
User Performance Monitor Counter Registers (UPMC1DUPMC4)..... 2-22
Sampled Instruction Address Register (SIAR)..................................... 2-22
User-Sampled Instruction Address Register (USIAR)......................... 2-22
Sampled Data Address Register (SDA) and User-Sampled
Data Address Register (USDA)............................................................ 2-22
Instruction Cache Throttling Control Register (ICTC)................................. 2-23
Thermal Management Registers (THRM1DTHRM3) .................................. 2-23
Memory Subsystem Control Register (MSSCR0)........................................ 2-26
L2 Cache Control Register (L2CR).............................................................. 2-28
Reset Settings................................................................................................ 2-32
2.1.4
2.1.5
2.1.6
2.1.7
2.1.8