- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1949 > MC68HC16Z1VEH16 (Freescale Semiconductor)IC MCU 16BIT 1K FLASH 132-PQFP PDF資料下載
參數(shù)資料
| 型號： | MC68HC16Z1VEH16 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 26/56頁 |
| 文件大小： | 0K |
| 描述： | IC MCU 16BIT 1K FLASH 132-PQFP |
| 標準包裝： | 36 |
| 系列： | HC16 |
| 核心處理器： | CPU16 |
| 芯體尺寸： | 16-位 |
| 速度： | 16MHz |
| 連通性： | EBI/EMI，SCI，SPI |
| 外圍設備： | POR，PWM，WDT |
| 輸入/輸出數(shù)： | 16 |
| 程序存儲器類型： | ROMless |
| RAM 容量： | 1K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 數(shù)據(jù)轉換器： | A/D 8x10b |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 105°C |
| 封裝/外殼： | 132-BQFP 緩沖式 |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
MC68HC16Z1TUT/D
with the transfer B to extension field instructions (TBEK, TBXK, TBYK, TBZK, and TBSK). An example
of how to modify an extension register is shown below:
INIT:
LDAB #$01
TBEK
;EK is now set to $1
ACCESS:
LDD $0000
;Load accumulator D with the value at address $10000
4.1.1.3 Switching Between Banks
One way to access a particular bank when doing extended addressing is to write that bank number into
the EK register. Then, every time the program reads or writes a memory location, bits 16 through 19 of
the extended address will be the value in the EK register. Many programmers use the EK register to
access bank 15, since that is where the internal registers are located. To access other banks, use one
or more of the index registers as page pointers. The IZ register is the most convenient register to use
because both it and the ZK field can be stored in the reset vector so that it is initialized automatically
out of reset.
Shown below is a short sample code snippet that uses index registers as page pointers. In this example,
the IY register points to bank 10, and the EK field points to bank 15. This code snippet initializes CS-
BOOT to point to bank 10. Note that the addresses written to the chip select base address registers
include bits [23:20]. This is because the address comparators that determine whether a chip select line
should assert compare bits [23:20] of the actual address bus to bits [23:20] of the address in the chip
select base address register. The chip select registers are discussed in further detail in 4.2.6 Chip-Se-
INITSYS:
LDAB
#$0F
TBEK
;set EK to $0F to access control registers
LDAB
#$0A
TBYK
;IY will address bank 10
CSINIT:
LDD
#$FA03
;CSBOOT block size=64 KBytes,assume 16-bit port
STD
CSBARBT
;base addr = $FA0000, bank A
MAIN:
LDD
#$1234
;Load D with the immediate value of #$1234
STD
$7300,Y
;Store #$1234 at $FA7300 (bank 10)
In summary, the memory map for CPU16-based processors consists of two 512 Kbyte blocks separated
by a gap from address $80000 to address $F7FFFF. This is because when CPU driven, address lines
[20:23] follow the same logic state as address line 19. Because these lines are driven automatically, the
CPU only “sees” the lower 20 bits of the address, and the upper 4 bits are transparent. Therefore, the
CPU can view the memory space as sixteen continuous 64 Kbyte banks without worrying about the gap
between banks 7 and 8 when accessing memory.
4.1.2 Exceptions
An exception is a special condition, such as a reset, an interrupt, or an address error, that pre-empts
normal processing. When the processor recognizes an exception, it jumps to a special address and ex-
ecutes code starting at that address until it reaches a return from interrupt (RTI) instruction. Then, it
resumes execution of the normal program code. The vectors in the exception vector table tell the pro-
cessor the starting address of each exception routine.
4.1.3 Exception Vector Table
The CPU16 recognizes 256 exception vector numbers. Each vector number corresponds to a space in
the exception vector table that is one word long. Thus, the table extends 512 bytes upward in memory
from the base address. Each of the spaces in the table contains a 16-bit value that is used as an ad-
dress pointer, or vector. The actual address of each of the vectors in the table, referred to as the vector
address, is two times the vector number and is located in memory bank 0.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關PDF資料 |
PDF描述 |
|---|---|
| MC68HC705B16NCFN | IC MCU 2.1MHZ 15K OTP 52-PLCC |
| MC68HC705C9ACFB | IC MCU 16K 2.1MHZ OTP 44-QFP |
| MC68HC705JP7CDW | IC MCU 8BIT 28-SOIC |
| MC68HC705KJ1CP | IC MCU 4MHZ 1.2K OTP 16-DIP |
| MC68HC705P6ACP | IC MCU 2.1MHZ 4.5K OTP 28-DIP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC16Z1VEH16 | 制造商:Freescale Semiconductor 功能描述:Microcontroller |
| MC68HC16Z1VFC16 | 制造商:Rochester Electronics LLC 功能描述:16 BIT MCU, 1K RAM - Bulk |
| MC68HC16Z3BCFC16 | 制造商:Rochester Electronics LLC 功能描述: |
| MC68HC16Z3BCPV16 | 制造商:Rochester Electronics LLC 功能描述:16BIT MCU, 4KRAM, 8KROM - Bulk |
| MC68HC16Z3BCPV25 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。