參數(shù)資料
型號: MC68HC16Z1VEH16
廠商: Freescale Semiconductor
文件頁數(shù): 15/56頁
文件大?。?/td> 0K
描述: IC MCU 16BIT 1K FLASH 132-PQFP
標準包裝: 36
系列: HC16
核心處理器: CPU16
芯體尺寸: 16-位
速度: 16MHz
連通性: EBI/EMI,SCI,SPI
外圍設備: POR,PWM,WDT
輸入/輸出數(shù): 16
程序存儲器類型: ROMless
RAM 容量: 1K x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 5.5 V
數(shù)據(jù)轉換器: A/D 8x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 105°C
封裝/外殼: 132-BQFP 緩沖式
包裝: 托盤
MC68HC16Z1TUT/D
byte-wide devices is simple. Use a separate chip-select pin for each device, and configure chip-select
logic to decode the upper and lower bytes, respectively. Each of the chip-select circuits must be config-
ured as a 16-bit port, even though only eight bits of memory are being accessed. This allows both byte
and word writes — if both memories were connected to the same chip-select line, byte writes would
corrupt the adjacent byte. This function can also be implemented in external logic by gating a single
chip-select line with the MCU ADDR0 line to select upper and lower bytes. For ROM memory a single-
chip-select can be used to enable both byte-wide ROMs, as the MCU uses only the required byte on
the data bus during a byte read and ignores the remaining byte.
Figure 13 illustrates how to connect two 8-bit memories as one 16-bit port. It also shows the connec-
tions necessary for a 16-bit memory. In this example configuration, CS0 is connected to the chip enable
pin CE of the first RAM chip and CS1 is connected to the chip-enable pin of the second RAM chip. This
effectively makes CS0 the upper byte enable and CS1 the lower byte enable. The R/W line of the MCU
is connected to the R/W lines of both RAM chips. CSBOOT is connected to the ROM enable. AD-
DR[13:1] of the MCU are connected to address lines [12:0] of each RAM chip, and ADDR[16:1] of the
MCU are connected to address lines [15:0] of the ROM.
Figure 13 Configuring 16-Bit Memory with 8-Bit RAMs — Common R/W Input
Another common configuration is shown in Figure 14. Here, the chip enables (CE) are always asserted,
the write enable (WE) for upper byte access is connected to CS0, the write enable for lower byte access
is connected to CS1, and the read enable (OE) for both upper and lower byte accesses are connected
to CS2. See 4.2.10 Example of SIM Initialization for software to initialize this example system.
332TUT EXT MEM CONN 2
MCU
ROM ENABLE
ADDR[16:1]
DATA
RAM
32K X 8
ROM
32K X 16
CE
ADDR[13:1]
R/W
DATA[7:0]
DATA[15:0]
ADDR
DATA
ADDR
CE
DATA
RAM
32K X 8
ADDR[13:1]
R/W
DATA[15:8]
ADDR
CE
LOWER BYTE ENABLE
UPPER BYTE ENABLE
ADDR[16:0]
DATA[15:0]
R/W
CS0
CSBOOT
CS1
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關PDF資料
PDF描述
MC68HC705B16NCFN IC MCU 2.1MHZ 15K OTP 52-PLCC
MC68HC705C9ACFB IC MCU 16K 2.1MHZ OTP 44-QFP
MC68HC705JP7CDW IC MCU 8BIT 28-SOIC
MC68HC705KJ1CP IC MCU 4MHZ 1.2K OTP 16-DIP
MC68HC705P6ACP IC MCU 2.1MHZ 4.5K OTP 28-DIP
相關代理商/技術參數(shù)
參數(shù)描述
MC68HC16Z1VEH16 制造商:Freescale Semiconductor 功能描述:Microcontroller
MC68HC16Z1VFC16 制造商:Rochester Electronics LLC 功能描述:16 BIT MCU, 1K RAM - Bulk
MC68HC16Z3BCFC16 制造商:Rochester Electronics LLC 功能描述:
MC68HC16Z3BCPV16 制造商:Rochester Electronics LLC 功能描述:16BIT MCU, 4KRAM, 8KROM - Bulk
MC68HC16Z3BCPV25 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: