參數(shù)資料
型號(hào): CL-PD6722
廠商: Cirrus Logic, Inc.
英文描述: ISA-TOOPC-CARD HOST ADAPTERS
中文描述: ISA的TOOPC卡主機(jī)適配器
文件頁(yè)數(shù): 92/128頁(yè)
文件大?。?/td> 1591K
代理商: CL-PD6722
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)當(dāng)前第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
PRELIMINARY DATA SHEET v3.1
CL-PD6710/’22
ISA–to–PC-Card Host Adapters
May 1997
92
ELECTRICAL SPECIFICATIONS
15.3.1
ISA Bus Timing
Table 15-7. ISA Bus Timing
Symbol
Parameter
MIN
MAX
Unit
t
1
MEMCS16* active delay from LA[23:17] valid
40
ns
t
1a
LA[23:17] setup to ALE inactive
30
ns
t
1b
LA[23:17] hold from ALE inactive
5
ns
t
2
IOCS16* active delay from SA[15:0]
1
40
ns
t
2a
IOCS16* inactive delay from SA[15:0]
1
40
ns
t
3
SA[16:0], SBHE* setup to any Command active
1, 2
LA[23:17] latching by ALE to any Command active
30
90
ns
ns
t
4
Any Command active to IOCHRDY inactive (low)
3
40
ns
t
4a
IOCHRDY three-state from Command inactive
4
5
30
t
5
MEMCS16* inactive delay from unlatched LA[23:17]
40
ns
t
6a
IOW* or IOR* pulse width
1
140
ns
t
6b
MEMW* or MEMR* pulse width
1
180
ns
t
7
Any Command inactive to next Command active
100
ns
t
8
Address or SBHE* hold from any Command inactive
0
ns
t
9
Data valid from MEMW* active
5
Data valid from IOW* active
40
40
ns
ns
t
10
Data hold from MEMW* inactive
Data hold from IOW* inactive
5
5
ns
ns
t
11
Data delay from IOR* active, for internal registers
0
130
ns
t
12
Data delay from IOCHRDY active
15
ns
t
13
Data hold from IOR* or MEMR* inactive
0
30
ns
t
14
AEN inactive setup to valid IOR* or IOW* active
40
ns
t
15
AEN hold from IOR* or IOW* inactive
5
ns
t
16
REFRESH* inactive setup to valid MEMR* or MEMW* active
40
ns
t
17
REFRESH* inactive hold from MEMR* or MEMW* active
0
ns
t
18
MEMCS16* active delay from SA[16:12] valid
40
ns
t
19
*ZWS delay from MEMW* active
30
ns
t
20
*ZWS hold from MEMW* inactive
15
ns
1
2
3
4
5
AEN must be inactive for t
2
, t
3
, and t
6
timing specifications to be applicable.
Command is defined as IOR*, IOW*, MEMR*, or MEMW*.
Except for valid card memory writes, which are zero wait state when internal write FIFO is not full.
If card is removed during a card access cycle, IOCHRDY is three-stated without waiting for end of Command.
Based on 25-MHz internal clock, produced either by an internal synthesizer and 14.318-MHz signal applied to CLK pin,
or by supplying 25 MHz directly to CLK pin and bypassing the internal synthesizer.
相關(guān)PDF資料
PDF描述
CL-PS6700 Low-Power PC Card Controller for the CL-PS7111
CL-PS6700-VC-A Low-Power PC Card Controller for the CL-PS7111
CL-PS7110-VC-A Low-Power System-on-a-Chip
CL-PS7110-VI-A Low-Power System-on-a-Chip
CL-PS7110 Low-Power System-on-a-Chip
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CL-PD6722-VC-B 制造商:Cirrus Logic 功能描述:ELECTRONIC COMPONENT
CL-PD6729-QC-C 制造商:BASIS 功能描述:
CLPD6729QCE 制造商:BASIS 功能描述:
CL-PD6729-QC-E 制造商:CIRRUS LOGIC 功能描述:
CL-PD6730-QC-B79030-648AC 制造商:CL 功能描述:CL-PD6730-QC-B79030-