
PRELIMINARY DATA SHEET v3.1
CL-PD6710/’22
ISA–to–PC-Card Host Adapters
May 1997
120
B.5 Extension Registers
a
Because a write will flush the FIFO, these scratchpad bits should be used only when card activity is guaranteed not to occur.
Register Name:
System Memory Map 0–4 End Address High
Index:
13h, 1Bh, 23h, 2Bh, 33h
Bit
7
Bit
6
Register Per: socket
Register Compatibility Type: 365
Bit
1
Bit
5
Bit
4
Bit
3
Bit
2
Bit
0
Card Timer Select
Scratchpad Bits
End Address 23:20
RW:00
RW:00
RW:0000
Register Name:
Card Memory Map 0–4 Offset Address Low
Index:
14h, 1Ch, 24h, 2Ch, 34h
Bit
7
Bit
6
Register Per: socket
Register Compatibility Type: 365
Bit
1
Bit
5
Bit
4
Bit
3
Bit
2
Bit
0
Offset Address 19:12
RW:00000000
Register Name:
Card Memory Map 0–4 Offset Address High
Index:
15h, 1Dh, 25h, 2Dh, 35h
Bit
7
Bit
6
Register Per: socket
Register Compatibility Type: 365
Bit
1
Bit
5
Bit
4
Bit
3
Bit
2
Bit
0
Write Protect
REG Setting
Offset Address 25:20
RW:0
RW:0
RW:000000
Register Name:
Misc Control 1
Index:
16h
Bit
7
Register Per: socket
Register Compatibility Type: ext.
Bit
1
Bit
6
Bit
5
Bit
4
Bit
3
Bit
2
Bit
0
Inpack Enable
Scratchpad Bits
Speaker
Enable
Pulse System
IRQ
Pulse
Management
Interrupt
V
CC
3.3V
5 V Detect
(CL-PD6710)
Reserved
(CL-PD6722)
R:X W:0
RW:0
RW:00
RW:0
RW:0
RW:0
RW:0
Register Name:
FIFO Control
Index:
17h
Bit
7
Register Per: socket
Register Compatibility Type: ext.
Bit
1
Bit
6
Bit
5
Bit
4
Bit
3
Bit
2
Bit
0
Empty Write
FIFO
Scratchpad Bits
a
RW
RW:0000000