- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379891 > CL-PD6722 (Cirrus Logic, Inc.) ISA-TOOPC-CARD HOST ADAPTERS PDF資料下載
參數(shù)資料
| 型號(hào)： | CL-PD6722 |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | ISA-TOOPC-CARD HOST ADAPTERS |
| 中文描述： | ISA的TOOPC卡主機(jī)適配器 |
| 文件頁(yè)數(shù)： | 29/128頁(yè) |
| 文件大?。?/td> | 1591K |
| 代理商： | CL-PD6722 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
CL-PD6710/’22
ISA–to–PC-Card Host Adapters
May 1997
29
PRELIMINARY DATA SHEET v3.1
INTRODUCTION
3.1.10
Write FIFO
To increase performance when writing to PC Cards,
two, independent, four-word-deep write FIFOs are
used. Writes to PC Cards will complete without wait
states until the FIFO is full. Register states should
not be changed until the write FIFO is empty.
3.1.11
Bus Sizing
The CL-PD67XX incorporates logic to automatically
detect its connection to 8- or 16-bit buses. This is
accomplished by sensing SBHE* input activity. If the
SBHE* pin is always high (that is, tied to ISA_VCC),
the CL-PD67XX operates in 8-bit mode where all
transfers occur on the lower data bus, bits 7:0. Any
occurrence of the SBHE* going low triggers the
CL-PD67XX to operate thereafter as a 16-bit device.
16-bit operation of the CL-PD67XX is properly trig-
gered when the SBHE* input is connected to the
system’s SBHE* signal. When the CL-PD67XX is
operating in 16-bit mode, all ISA bus transactions
are 16-bit whenever possible, even if installed PC
cards only support 8-bit transfers. In 16-bit mode,
the signals SBHE* and SA0 are used to specify the
width of the data transfer and the location of data on
the bus (which byte lane has the data) during 8-bit
transfers. The possible combinations for SBHE* and
SA0 are shown in
Table 3-2
and
Table 3-3
.
Table 3-2.
16-Bit Mode Operation
a
The SBHE* signal is pulled up. If the SBHE*
signal remains high, the CL-PD67XX causes
all transfers to occur on D[7:0] only.
Typically, there are three types of data transfers to
and from the CL-PD67XX:
G
16-Bit Transfer from 16-Bit Processor —
The
CPU puts the address on the bus. Then the
CL-PD67XX identifies the address on the bus as
either an 8- or 16-bit transfer. If the transfer is
identified as 16-bit, the host acknowledges with
the appropriate signal, either MEMCS16* or
IOCS16*. Data is transferred to/from the data
bus as a word on both byte lanes.
G
8-Bit Transfer from 16-Bit Processor —
The
CPU puts the address on the bus. Then the
CL-PD67XX identifies the address on the bus as
either an 8- or 16-bit transfer. In this case, the
transfer is identified as an 8-bit transfer. The host
queries SA0 and SBHE* to determine the byte
lane on which the transfer is to occur. The data is
transferred to/from the data bus (see
Table 3-2
).
G
8-Bit Transfer from 8-Bit Processor —
The
CPU puts the address on the bus. The host
determines that it will be an 8-bit transfer since
the SBHE* signal has been tied high. The
CL-PD67XX queries SA0 to determine if the byte
is odd/even. The data is transferred to/from the
Data bus (D[7:0]).
3.1.12
Programmable PC Card Timing
The Setup, Command, and Recovery time for the
PC Card bus is programmable (see
Chapter 10
).
The CL-PD67XX can be programmed to match the
timing requirements of any PC Card. There are two
sets of timing registers, Timer Set 0 and Timer Set 1,
that can be selected on a per-window basis for both
I/O and memory windows.
To be compatible with the 82365SL, the two timing
sets are programmed at the rising edge of
PWRGOOD to include normal-wait and one-wait-
state timing.
3.1.13
ATA Mode Operation
The CL-PD67XX supports direct connection to
AT-attached-interface hard drives. ATA drives use
an interface very similar to the IDE interface found
on many popular portable computers. In this mode,
the address and data conflict with the floppy drive is
handled automatically. See
Chapter 11
for more
information.
16-Bit Mode Transfer Types
SBHE*
SA0
Word
0
0
Upper Byte/Odd Address
0
1
Low Byte/Even Address
1
0
Not Valid
1
1
Table 3-3.
8-Bit Mode Operation
8-Bit Mode Transfer Types
a
SA0
Even Address
0
Odd Address
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CL-PS6700 | Low-Power PC Card Controller for the CL-PS7111 |
| CL-PS6700-VC-A | Low-Power PC Card Controller for the CL-PS7111 |
| CL-PS7110-VC-A | Low-Power System-on-a-Chip |
| CL-PS7110-VI-A | Low-Power System-on-a-Chip |
| CL-PS7110 | Low-Power System-on-a-Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CL-PD6722-VC-B | 制造商:Cirrus Logic 功能描述:ELECTRONIC COMPONENT |
| CL-PD6729-QC-C | 制造商:BASIS 功能描述: |
| CLPD6729QCE | 制造商:BASIS 功能描述: |
| CL-PD6729-QC-E | 制造商:CIRRUS LOGIC 功能描述: |
| CL-PD6730-QC-B79030-648AC | 制造商:CL 功能描述:CL-PD6730-QC-B79030- |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。