- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379891 > CL-PD6722 (Cirrus Logic, Inc.) ISA-TOOPC-CARD HOST ADAPTERS PDF資料下載
參數(shù)資料
| 型號(hào)： | CL-PD6722 |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | ISA-TOOPC-CARD HOST ADAPTERS |
| 中文描述： | ISA的TOOPC卡主機(jī)適配器 |
| 文件頁(yè)數(shù)： | 3/128頁(yè) |
| 文件大?。?/td> | 1591K |
| 代理商： | CL-PD6722 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
May 1997
3
PRELIMINARY DATA SHEET v3.1
CL-PD6710/’22
ISA–to–PC-Card Host Adapters
Table of Contents
1.
2.
2.1
2.2
2.3
2.4
3.
3.1
3.1.1
3.1.2
3.1.3
3.1.4
3.1.5
3.1.6
3.1.7
3.1.8
3.1.9
3.1.10 Write FIFO....................................................29
3.1.11 Bus Sizing.....................................................29
3.1.12 Programmable PC Card Timing....................29
3.1.13 ATA Mode Operation.....................................29
3.1.14 DMA Mode Operation for
the CL-PD6722.............................................30
3.1.15 Selective Data Drive for I/O Windows...........30
3.2
Host Access to Registers.................................30
3.3
Power-On Setup...............................................31
4.
REGISTER DESCRIPTION
CONVENTIONS................................... 32
5.
OPERATION REGISTERS.................. 33
5.1
Index................................................................33
5.2
Data .................................................................36
6.
CHIP CONTROL REGISTERS............ 37
6.1
Chip Revision...................................................37
6.2
Interface Status................................................38
6.3
Power Control ..................................................40
6.4
Interrupt and General Control..........................42
6.5
Card Status Change ........................................44
6.6
Management Interrupt Configuration...............45
6.7
Mapping Enable...............................................47
7.
I/O WINDOW MAPPING
REGISTERS ........................................ 49
7.1
I/O Window Control..........................................49
7.2
System I/O Map 0–1 Start Address Low..........50
7.3
System I/O Map 0–1 Start Address High.........50
7.4
System I/O Map 0–1 End Address Low...........51
7.5
System I/O Map 0–1 End Address High..........51
GENERAL CONVENTIONS.................. 7
PIN INFORMATION............................... 8
Pin Diagrams .....................................................9
Pin Description Conventions............................11
Pin Descriptions...............................................12
Power-On Configuration Summary..................21
INTRODUCTION.................................. 22
System Architecture.........................................22
PC Card Basics ............................................22
CL-PD67XX Windowing Capabilities............22
CL-PD67XX Functional Blocks.....................25
Interrupts ......................................................25
Alternate Functions of Interrupt Pins............26
General-Purpose Strobe Feature .................26
Voltage Sense Pins.......................................27
CL-PD67XX Power Management.................27
Socket Power Management Features...........28
7.6
7.7
8.
Card I/O Map 0–1 Offset Address Low............52
Card I/O Map 0–1 Offset Address High...........52
MEMORY WINDOW MAPPING
REGISTERS.........................................53
System Memory Map 0–4 Start Address
Low ..................................................................53
System Memory Map 0–4 Start Address
High..................................................................54
System Memory Map 0–4 End Address
Low ..................................................................54
System Memory Map 0–4 End Address
High..................................................................55
Card Memory Map 0–4 Offset Address
Low ..................................................................56
Card Memory Map 0–4 Offset Address
High..................................................................56
EXTENSION REGISTERS...................58
Misc Control 1..................................................58
FIFO Control....................................................60
Misc Control 2..................................................61
Chip Information...............................................63
ATA Control......................................................64
Extended Index................................................65
Extended Data.................................................65
Data Mask 0–1 .............................................66
Extension Control 1 (CL-PD6722 only,
formerly DMA Control)..................................66
Maximum DMA Acknowledge Delay
(CL-PD6722 only).........................................67
External Data (CL-PD6722 only, Socket A,
Index 2Fh).....................................................69
External Data (CL-PD6722 only, Socket A,
Index 6Fh).....................................................70
Extension Control 2 (CL-PD6722 only) ........71
10. TIMING REGISTERS ...........................72
10.1 Setup Timing 0–1.............................................72
10.2 Command Timing 0–1......................................73
10.3 Recovery Timing 0–1.......................................74
11. ATA MODE OPERATION.....................75
12. USING GPSTB PINS FOR EXTERNAL
PORT CONTROL (CL-PD6722 only)..77
12.1 Control of GPSTB Pins....................................77
12.2 Example Implementations of GPSTB-Controlled
Read and Write Ports.......................................79
12.3 GPSTB in Suspend Mode................................80
13. VS1# AND VS2# VOLTAGE
DETECTION.........................................81
8.1
8.2
8.3
8.4
8.5
8.6
9.
9.1
9.2
9.3
9.4
9.5
9.6
9.7
9.7.1
9.7.2
9.7.3
9.7.4
9.7.5
9.7.6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CL-PS6700 | Low-Power PC Card Controller for the CL-PS7111 |
| CL-PS6700-VC-A | Low-Power PC Card Controller for the CL-PS7111 |
| CL-PS7110-VC-A | Low-Power System-on-a-Chip |
| CL-PS7110-VI-A | Low-Power System-on-a-Chip |
| CL-PS7110 | Low-Power System-on-a-Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CL-PD6722-VC-B | 制造商:Cirrus Logic 功能描述:ELECTRONIC COMPONENT |
| CL-PD6729-QC-C | 制造商:BASIS 功能描述: |
| CLPD6729QCE | 制造商:BASIS 功能描述: |
| CL-PD6729-QC-E | 制造商:CIRRUS LOGIC 功能描述: |
| CL-PD6730-QC-B79030-648AC | 制造商:CL 功能描述:CL-PD6730-QC-B79030- |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。