參數(shù)資料
型號(hào): CL-PD6722
廠商: Cirrus Logic, Inc.
英文描述: ISA-TOOPC-CARD HOST ADAPTERS
中文描述: ISA的TOOPC卡主機(jī)適配器
文件頁(yè)數(shù): 61/128頁(yè)
文件大小: 1591K
代理商: CL-PD6722
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)當(dāng)前第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
CL-PD6710/’22
ISA–to–PC-Card Host Adapters
May 1997
61
PRELIMINARY DATA SHEET v3.1
EXTENSION REGISTERS
9.3
Misc Control 2
Bit 0 — Bypass Frequency Synthesizer
This bit determines internal time base.
Bit 1 — Low-Power Dynamic Mode
This bit determines whether Low-Power Dynamic mode is enabled. For maximum operational
power savings, keep this bit set to ‘1’.
Bit 2 — Suspend
This bit enables Suspend mode. After entering Suspend, AEN should be pulled high for lowest
power consumption. When this bit is high and AEN is high, all ISA bus interface inputs are turned
off. In 82386SL systems when the processor is in Suspend mode, the ISA bus interface signals
float; this feature will prevent high current flow in the CL-PD67XX inputs.
Bit 3 — 5V Core
This bit selects input threshold circuits for use when 3.3 or 5.0 volts is connected to the
CL-PD67XX CORE_VDD pins. This bit must be set to ‘0’ when the CORE_VDD pins are connect-
ed to 3.3 volts to preserve TTL-compatible input thresholds to the card socket.
Bit 4 — Drive LED Enable
NOTE:
This bit should be set to ‘0’ if in Memory Card Interface mode.
This bit determines whether -SPKR is used to drive an LED on the IRQ12 (see
page 14
) for disk
drives.
Register Name:
Misc Control 2
Index:
1Eh
Bit
7
Register Per: chip
Register Compatibility Type: ext.
Bit
1
Bit
6
Bit
5
Bit
4
Bit
3
Bit
2
Bit
0
IRQ15 Is RI
Out
DMA System
(CL-PD6722)
Three-State
Bit 7
Drive LED
Enable
5V Core
Suspend
Low-Power
Dynamic
Mode
RW:1
Bypass
Frequency
Synthesizer
RW:0
RW:0
RW:0
RW:0
RW:0
RW:0
RW:0
0
1
Normal operation, internal clock = CLK input frequency x 7/4.
Internal clock = CLK input frequency (see
page 15
).
0
1
Clock runs always.
Normal operation, stop clock when possible.
0
1
Normal operation.
Stop Frequency Synthesizer, enable all Low-Power modes and disable socket access.
0
1
Normal operation: use when CORE_VDD pin is connected to 3.3 volts.
Selects input thresholds for use when 5.0 volts is connected to the CL-PD67XX CORE_VDD pins.
0
1
IRQ12 operates normally.
IRQ12 becomes an open-drain output suitable for driving an LED (driven whenever the card -SPKR
output is turned on, and the corresponding Speaker Is LED input bit (see page
64
) is set).
相關(guān)PDF資料
PDF描述
CL-PS6700 Low-Power PC Card Controller for the CL-PS7111
CL-PS6700-VC-A Low-Power PC Card Controller for the CL-PS7111
CL-PS7110-VC-A Low-Power System-on-a-Chip
CL-PS7110-VI-A Low-Power System-on-a-Chip
CL-PS7110 Low-Power System-on-a-Chip
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CL-PD6722-VC-B 制造商:Cirrus Logic 功能描述:ELECTRONIC COMPONENT
CL-PD6729-QC-C 制造商:BASIS 功能描述:
CLPD6729QCE 制造商:BASIS 功能描述:
CL-PD6729-QC-E 制造商:CIRRUS LOGIC 功能描述:
CL-PD6730-QC-B79030-648AC 制造商:CL 功能描述:CL-PD6730-QC-B79030-