參數(shù)資料
型號(hào): CL-PD6722
廠商: Cirrus Logic, Inc.
英文描述: ISA-TOOPC-CARD HOST ADAPTERS
中文描述: ISA的TOOPC卡主機(jī)適配器
文件頁(yè)數(shù): 72/128頁(yè)
文件大小: 1591K
代理商: CL-PD6722
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)當(dāng)前第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
PRELIMINARY DATA SHEET v3.1
CL-PD6710/’22
ISA–to–PC-Card Host Adapters
May 1997
72
TIMING REGISTERS
10. TIMING REGISTERS
The following information about the timing registers is important:
G
All timing registers take effect immediately and should only be changed when the FIFO is empty (see the
FIFO Control
register on
page 60
).
G
Selection of Timing 0 or Timing 1 register sets is controlled by
I/O Window Control
, bit 3 and/or bit 7 (see
page 49
).
10.1 Setup Timing 0–1
There are two separate Setup Timing registers, each with identical fields. These registers are located at
the following indexes:
Index
3Ah
3Dh
Setup Timing
Setup Timing 0
Setup Timing 1
The Setup Timing register for each timing set controls how long a PC Card cycle’s command (that is, -OE,
-WE, -IORD, -IOWR; see page
16
) setup will be, in terms of the number of internal clock cycles.
The overall command setup number of clocks Sis programmed by selecting a 2-bit prescaling value (bits
7:6 of this register) representing weights of 1, 16, 256, or 8192, and then selecting a multiplier value (bits
5:0) to which that prescalar is multiplied to produce the overall command setup timing length according
to the following formula:
S
= (
N
pres
×
N
val
) + 1
Equation 10-1
The value of S representing the number of internal clock cycles for command setup, is then multiplied by
the internal clock’s period to determine the command setup time (see
Section 15.3.6
for further discussion).
Bits 5:0 — Setup Multiplier Value
This field indicates an integer value N
val
from 0 to 63; it is combined with a prescalar value (bits
7:6) to control the length of setup time before a command becomes active.
Bits 7:6 — Setup Prescalar Select
This field chooses one of four prescalar values N
pres
that are combined with the value of the Setup
Multiplier Value (bits 5:0) to control the length of setup time before a command becomes active.
Register Name:
Setup Timing 0–1
Index:
3Ah, 3Dh
Bit
7
Register Per: socket
Register Compatibility Type: 365
Bit
1
Bit
6
Bit
5
Bit
4
Bit
3
Bit
2
Bit
0
Setup Prescalar Select
Setup Multiplier Value
RW:00
RW:000001
00
01
10
11
N
pres
= 1
N
pres
= 16
N
pres
= 256
N
pres
= 8192
相關(guān)PDF資料
PDF描述
CL-PS6700 Low-Power PC Card Controller for the CL-PS7111
CL-PS6700-VC-A Low-Power PC Card Controller for the CL-PS7111
CL-PS7110-VC-A Low-Power System-on-a-Chip
CL-PS7110-VI-A Low-Power System-on-a-Chip
CL-PS7110 Low-Power System-on-a-Chip
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CL-PD6722-VC-B 制造商:Cirrus Logic 功能描述:ELECTRONIC COMPONENT
CL-PD6729-QC-C 制造商:BASIS 功能描述:
CLPD6729QCE 制造商:BASIS 功能描述:
CL-PD6729-QC-E 制造商:CIRRUS LOGIC 功能描述:
CL-PD6730-QC-B79030-648AC 制造商:CL 功能描述:CL-PD6730-QC-B79030-