參數(shù)資料
型號(hào): ADUC7032BSTZ-8V-RL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 80/128頁(yè)
文件大小: 0K
描述: IC BATTERY SENSOR PREC 48-LQFP
標(biāo)準(zhǔn)包裝: 1
系列: MicroConverter® ADuC7xxx
核心處理器: ARM7
芯體尺寸: 16/32-位
速度: 20.48MHz
連通性: LIN,SPI,UART/USART
外圍設(shè)備: POR,PSM,溫度傳感器,WDT
輸入/輸出數(shù): 9
程序存儲(chǔ)器容量: 96KB(48K x 16)
程序存儲(chǔ)器類(lèi)型: 閃存
RAM 容量: 1.5K x 32
電壓 - 電源 (Vcc/Vdd): 3.5 V ~ 18 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 2x16b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 105°C
封裝/外殼: 48-LQFP
包裝: 標(biāo)準(zhǔn)包裝
其它名稱(chēng): ADUC7032BSTZ-8V-RLDKR
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)當(dāng)前第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Preliminary Technical Data
ADuC7032
Rev. PrD | Page 55 of 128
ADC Filter Register :
Name :
ADCFLT
Address :
0xFFFF0518
Default Value :
0x0007
Access :
Read/Write
Function :
The ADC Filter MMR is an 16-bit register that controls the speed and resolution of the on-chip ADCs.
Note:
If ADCFLT is modified, the Current, Voltage and Temperature ADCs are reset. An additional time of 60us per
enabled ADC is required before the first ADC result is available.
Table 27 : ADCFLT MMR Bit Designations
Bit
Description
15
Chop enable
Set by user to enable system chopping of all active ADCs. When this bit is set the ADC will have very low offset errors and
drift but the ADC output rate will be reduced by a factor of 3 if AF=0 (see Sinc3 Decimation Factor bits below). If AF
≠ 0,
then ADC output update rate will be the same with chop on or off. When chop is enabled, the settling time is 2 output
periods.
Note: Should only be used with SF > 1
14
Running Average
Set by user to enable a running average by 2 function reducing ADC noise. This function is automatically enabled when
chopping is active. It is an optional feature when chopping is inactive and if enabled (when chopping is inactive) does
not reduce ADC output rate but will increase the settling time by 1 conversion period.
Cleared by user to disable the running average function.
13 - 8
Averaging Factor ( AF )
The value written to these bits is use to implement a programmable 1st order Sinc post filter. The averaging factor can
further reduce ADC noise at the expense of output rate as described in Sinc Decimation Factor bits below.
7
Sinc3 Modify
Set by user to modify the standard Sinc3 frequency response to increase the filter stopband rejection by 5dBs approx.
This is achieved by inserting a second notch (NOTCH2) at FNOTCH2 = 1.333 * FNOTCH where FNOTCH is the location of the 1st
notch in the response.
6 – 0
Sinc3 Decimation Factor (SF)
The value (SF) written in these bits controls the over sampling (decimation factor) of the Sinc3 filter. The output rate from
the Sinc3 filter is given by
FADC = ( 512,000 / ( [SF+1] X 64 )) Hz when the CHOP bit (bit#15 above) = 0 and AF=0 (note AF = Averaging Factor)
Note : this is valid for all SF values <= 125
For SF= 126, FADC is forced to 60Hz
For SF= 127, FADC is forced to 50Hz
For information on calculating the FADC for SF ( other than 126 and 127 ) and AF values please refer to
Table 28.
Note:
- Due to limitations on the digital filter internal data-path, there are some limitations on the combinations of SF(Sinc3
Decimation Factor) and AF(Averaging Factor) that can be used to generate a required ADC output rate. This
restriction limits the minimum ADC update in Normal Power Mode to 4Hz or 1Hz in Low Power Mode. If all three ADCs
are enabled, then the minimum value of SF written by user code must be 1
- In low power mode and low power-plus mode, the ADC is driven directly by the low power oscillator (131KHz) and
not 512KHz. All FADC calculations should be divided by 4 (approx).
- For optimal ADC performance, SF should be increased before AF is used.
相關(guān)PDF資料
PDF描述
ADUC7034BCPZ IC MCU FLASH 32K ANLG IO 48LFCSP
ADUC7036CCPZ IC MCU 96K FLASH DUAL 48LFCSP
ADUC7039BCP6Z-RL IC MCU ARM7 BATT SENSER 32LFCSP
ADUC7061BCPZ32 IC MCU 16/32BIT 32KB 32LFCSP
ADUC7121BBCZ-RL PRECISION ANALOG MCU I.C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7033 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Integrated Precision Battery Sensor For Automotive
ADUC7033BCPZ-8L 制造商:Analog Devices 功能描述:Integrated Precision Battery Sensor 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:INTEGRATED PRECISION BATTERY SENSOR 48LFCSP EP - Trays
ADUC7033BCPZ-8L-RL 制造商:Analog Devices 功能描述:INTEGRATED PRECISION BATTERY SENSOR 48LFCSP EP - Tape and Reel
ADUC7033BSTZ-88 功能描述:IC BATT SENSOR PREC 48LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 電池管理 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:Impedance Track™ 功能:燃料,電量檢測(cè)計(jì)/監(jiān)控器 電池化學(xué):鋰離子(Li-Ion) 電源電壓:2.4 V ~ 2.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:帶卷 (TR) 產(chǎn)品目錄頁(yè)面:1020 (CN2011-ZH PDF) 配用:BQ27350EVM-ND - BQ27350EVM 其它名稱(chēng):296-21665-2
ADUC7033BSTZ-88-RL 功能描述:IC BATT SENSOR PREC 48LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 電池管理 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 功能:電池監(jiān)控器 電池化學(xué):堿性,鋰離子,鎳鎘,鎳金屬氫化物 電源電壓:1 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-6 包裝:帶卷 (TR)