
User’s Manual U17790EJ2V0UD
17
22.3.2
Restore.................................................................................................................................... 918
22.3.3
Priorities of maskable interrupts .............................................................................................. 919
22.3.4
Interrupt control register (xxICn) .............................................................................................. 923
22.3.5
Interrupt mask registers 0 to 4 (IMR0 to IMR4)........................................................................ 927
22.3.6
In-service priority register (ISPR)............................................................................................. 929
22.3.7
ID flag ...................................................................................................................................... 930
22.3.8
Watchdog timer mode register 2 (WDTM2) ............................................................................. 930
22.4
Software Exception ...............................................................................................................931
22.4.1
Operation................................................................................................................................. 931
22.4.2
Restore.................................................................................................................................... 932
22.4.3
EP flag..................................................................................................................................... 933
22.5
Exception Trap ......................................................................................................................934
22.5.1
Illegal opcode definition ........................................................................................................... 934
22.5.2
Debug trap............................................................................................................................... 936
22.6
External Interrupt Request Input Pins (NMI and INTP0 to INTP8) ....................................938
22.6.1
Noise elimination ..................................................................................................................... 938
22.6.2
Edge detection......................................................................................................................... 938
22.7
Interrupt Acknowledge Time of CPU...................................................................................944
22.8
Periods in Which Interrupts Are Not Acknowledged by CPU...........................................945
22.9
Cautions .................................................................................................................................945
CHAPTER 23 KEY INTERRUPT FUNCTION ......................................................................................946
23.1
Function .................................................................................................................................946
23.2
Register ..................................................................................................................................947
23.3
Cautions .................................................................................................................................947
CHAPTER 24 STANDBY FUNCTION...................................................................................................948
24.1
Overview.................................................................................................................................948
24.2
Registers ................................................................................................................................950
24.3
HALT Mode.............................................................................................................................953
24.3.1
Setting and operation status .................................................................................................... 953
24.3.2
Releasing HALT mode ............................................................................................................ 953
24.4
IDLE1 Mode ............................................................................................................................955
24.4.1
Setting and operation status .................................................................................................... 955
24.4.2
Releasing IDLE1 mode............................................................................................................ 955
24.5
IDLE2 Mode ............................................................................................................................957
24.5.1
Setting and operation status .................................................................................................... 957
24.5.2
Releasing IDLE2 mode............................................................................................................ 957
24.5.3
Securing setup time when releasing IDLE2 mode ................................................................... 959
24.6
STOP Mode ............................................................................................................................960
24.6.1
Setting and operation status .................................................................................................... 960
24.6.2
Releasing STOP mode ............................................................................................................ 960
24.6.3
Securing oscillation stabilization time when releasing STOP mode......................................... 963
24.7
Subclock Operation Mode ....................................................................................................964
24.7.1
Setting and operation status .................................................................................................... 964
24.7.2
Releasing subclock operation mode ........................................................................................ 964
24.8
Sub-IDLE Mode ......................................................................................................................966
24.8.1
Setting and operation status .................................................................................................... 966
24.8.2
Releasing sub-IDLE mode....................................................................................................... 966