
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U17790EJ2V0UD
910
Table 22-1. Interrupt Source List (4/4)
Type
Classification
Default
Priority
Name
Trigger
Generating
Unit
Exception
Code
Handler
Address
Restored
PC
Interrupt
Control
Register
65
INTTP6CC0
TMP6 capture 0/
compare 0 match
TMP6
0490H
00000490H
nextPC
TP6CCIC0
66
INTTP6CC1
TMP6 capture 1/
compare 1 match
TMP6
04A0H
000004A0H
nextPC
TP6CCIC1
67
INTTP7OV
TMP7 overflow
TMP7
04B0H
000004B0H
nextPC
TP7OVIC
68
INTTP7CC0
TMP7 capture 1/
compare 0 match
TMP7
04C0H
000004C0H
nextPC
TP7CCIC0
69
INTTP7CC1
TMP7 capture 1/
compare 1 match
TMP7
04D0H
000004D0H
nextPC
TP7CCIC1
70
INTTP8OV
TMP8 overflow
TMP8
04E0H
000004E0H
nextPC
TP8OVIC
71
INTTP8CC0
TMP8 capture 0/
compare 0 match
TMP8
04F0H
000004F0H
nextPC
TP8CCIC0
72
INTTP8CC1
TMP8 capture 1/
compare 1 match
TMP8
0500H
00000500H
nextPC
TP8CCIC1
73
INTCB5R
CSIB5 reception completion
CSIB5
0510H
00000510H
nextPC
CB5RIC
74
INTCB5T
CSIB5 consecutive
transmission write enable
CSIB5
0520H
00000520H
nextPC
CB5TIC
75
INTUA3R
UART3 consecutive reception
completion
UARTA3
0530H
00000530H
nextPC
UA3RIC
Maskable Interrupt
76
INTUA3T
UARTA3 consecutive
transmission enable
UARTA3
0540H
00000540H
nextPC
UA3TIC
Remarks 1. Default Priority: The priority order when two or more maskable interrupt requests occur at the same
time. The highest priority is 0.
The priority order of non-maskable interrupt is INTWDT2 > NMI.
Restored PC:
The value of the program counter (PC) saved to EIPC, FEPC, or DBPC when
interrupt servicing is started. Note, however, that the restored PC when a non-
maskable or maskable interrupt is acknowledged while one of the following
instructions is being executed does not become the nextPC (if an interrupt is
acknowledged during interrupt execution, execution stops, and then resumes after
the interrupt servicing has finished).
Load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W)
Division instructions (DIV, DIVH, DIVU, DIVHU)
PREPARE, DISPOSE instructions (only if an interrupt is generated before the
stack pointer is updated)
nextPC:
The PC value that starts the processing following interrupt/exception processing.
2. The execution address of the illegal instruction when an illegal opcode exception occurs is calculated
by (Restored PC
4).