
SYM53C876/876E Data Manual
Index-5
Index
stacked interrupts
,
2-24
IRDY/
,
3-7
IRQ Disable bit
,
4-51
,
A-7
ISTAT
,
2-22
,
2-25
ISTAT register
,
4-36
,
A-5
J
JTAG Boundary Scan Testing
,
2-10
L
Last Disconnect bit
,
4-35
,
A-5
Latched SCSI Parity bit
,
4-34
,
A-5
Latched SCSI Parity for SD15-8 bit
,
4-35
,
A-5
Latency
,
2-7
load and store instructions
,
5-22
no flush option
,
5-23
prefetch unit and Store instructions
,
2-10
,
5-23
Load and Store SCRIPTS
,
1-5
Load/Store Instructions
,
2-10
Lost Arbitration bit
,
4-33
,
A-5
M
MACNTL register
,
4-59
,
A-8
MAD bus
,
2-28
MAD Bus Programming
,
3-18
MAD pins
,
2-28
MAD(7-0) pins
,
3-18
MAD7-0
,
3-15
Manual Start Mode bit
,
4-49
,
A-7
MAS0/
,
3-15
MAS1/
,
3-15
Masking
,
2-23
Master Control for Set or Reset Pulses bit
,
4-43
,
A-6
Master Data Parity Error bit
,
4-31
,
4-49
,
A-5
,
A-7
Master Enable bit
,
4-60
,
A-8
Master Parity Error Enable bit
,
4-43
,
A-6
Max SCSI Synchronous Offset bits
,
4-28
,
A-4
MCE/
,
3-16
Memory Access Control register
,
4-59
,
A-8
Memory Address Strobe 0
,
3-15
Memory Address Strobe 1
,
3-15
Memory Address/Data Bus
,
3-15
Memory Chip Enable
,
3-16
Memory Move instruction
,
2-8
Memory Move instructions
,
5-20
and SCRIPTS instruction prefetching
,
2-9
No Flush option
,
2-9
Memory Move Misalignment
,
2-8
Memory Output Enable
,
3-16
Memory Read Command
,
2-4
Memory Read Line Command
,
2-5
Memory Read Multiple Command
,
2-5
Memory Space
,
2-3
Memory space
,
2-2
Memory Write and Invalidate Command
,
2-6
Memory Write Command
,
2-4
Memory Write Enable
,
3-15
MOE_TESTOUT
,
3-16
Multiple Cache Line Transfers
,
2-6
multi-threaded I/O
,
1-5
MWE/
,
3-15
N
No Flush Memory Move instruction
,
5-21
O
Objectives of DMA architecture
,
2-28
Op Code Fetch Burst Capability
,
2-10
op code fetch bursting
,
2-10
Operating Conditions
,
6-1
operating registers
Adder Sum Output
,
4-53
,
A-7
Chip Test Five
,
4-43
,
A-6
Chip Test Four
,
4-42
,
A-6
Chip Test One
,
4-39
,
A-6
Chip Test Six
,
4-44
,
A-6
Chip Test Three
,
4-40
,
A-6
Chip Test Two
,
4-39
,
A-6
Chip Test Zero
,
4-38
,
A-5
Data Structure Address
,
4-36
,
A-5
DMA Byte Counter
,
4-45
,
A-7
DMA Command
,
4-45
,
A-7
DMA Control
,
4-51
,
A-7
DMA FIFO
,
4-42
,
A-6
DMA Interrupt Enable
,
4-49
,
A-7
DMA Mode
,
4-48
,
A-7
DMA Next Address
,
4-46
,
A-7