
List of Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
xx
SYM53C876/876E D
ATA
M
ANUAL
Table 4-3: SYM53C876 SCSI Register Address Map ..................................4-18
Table 4-4: Examples of Synchronous Transfer Periods for SCSI-1 Transfer Rates
4-27
Table 4-5: Example Transfer periods for Fast SCSI and Wide Ultra SCSI transfer rates
4-27
Table 5-1: Read/Write Instructions............................................................. 5-14
Table 5-2: ................................................................................................. 5-23
Table 6-1: Absolute Maximum Stress Ratings............................................... 6-1
Table 6-2: Operating Conditions ..................................................................6-1
Table 6-3: SCSI Signals ..............................................................................6-2
Table 6-4: SCSI Signals ...............................................................................6-2
Table 6-5: Input Signals................................................................................6-2
Table 6-6: Capacitance ................................................................................6-3
Table 6-7: Output Signal - INTA/, INTB/ ....................................................6-3
Table 6-8: Output Signals - SDIR(15-0), SDIRP0/1, BSYDIR, SELDIR,
RSTDIR, TGS, IGS, MAS/(1-0), MCE/, MOE/_TESTOUT, MWE/ ............6-4
Table 6-9: Output Signal - REQ/ ..................................................................6-4
Table 6-10: Output Signal - SERR/ ..............................................................6-4
Table 6-11: Bidirectional Signals - AD(31-0), C_BE/(3-0), FRAME/, IRDY/,
TRDY/, DEVSEL/, STOP/, PERR/, PAR ......................................................6-4
Table 6-12: Bidirectional Signals - GPIO0_FETCH/, GPIO1_MASTER/, GPIO2,
GPIO3, GPIO4 ............................................................................................6-5
Table 6-13: Bidirectional Signals - MAD(7-0) ...............................................6-5
Table 6-14: Input Signals —TDI, TMS, TCK ..............................................6-6
Table 6-15: Output Signal — TDO ..............................................................6-6
Table 6-16: Bidirectional Signals—AD(31-0), C_BE(3-0)/, FRAME/, IRDY/,
TRDY/, DEVSEL/, STOP/, PERR/, PAR ......................................................6-7
Table 6-17: Input Signals—CLK, GNT/, IDSEL, RST/ ................................6-7
Table 6-18: Output Signals—INTA/, INTB, REQ/ .......................................6-7
Table 6-19: Output Signal—SERR/ ..............................................................6-8
Table 6-20: TolerANT Technology Electrical Characteristics ........................6-9
Table 6-21: Clock Timing .......................................................................... 6-12
Table 6-22: Reset Input ............................................................................. 6-12
Table 6-23: Interrupt Output ..................................................................... 6-14