
SYM53C876/876E Data Manual
Index-3
Index
Data-Out
,
2-26
DBC register
,
4-45
,
A-7
DCMD register
,
4-45
,
A-7
DCNTL
,
2-5
,
2-23
DCNTL register
,
4-51
,
A-7
Decode of MAD pins
,
3-18
Designing a Fast-20 SCSI System
,
2-21
Destination I/O-Memory Enable bit
,
4-48
,
A-7
Determining the Data Transfer Rate
,
2-20
Determining the Synchronous Transfer Rate
,
2-21
Device Select
,
3-7
DEVSEL/
,
3-7
DFIFO register
,
4-42
,
A-6
DIEN
,
2-22
,
2-23
DIEN register
,
4-49
,
A-7
differential mode
operation
,
2-16
DIFFSENS
,
3-13
,
3-14
DIFFSENSE Sense
,
A-10
DIP
,
2-22
,
2-24
DIP bit
,
2-25
Disable Halt on Parity Error or ATN
,
4-22
,
A-3
Disable Single Initiator Response bit
,
4-66
,
A-10
DMA Byte Counter register
,
4-45
,
A-7
DMA Command register
,
4-45
,
A-7
DMA Control register
,
4-51
,
A-7
DMA core
,
1-3
DMA Direction bit
,
4-44
,
A-6
DMA FIFO
,
2-6
,
2-14
,
2-22
DMA FIFO bits
,
4-44
,
A-6
DMA FIFO Empty bit
,
4-31
,
A-5
DMA FIFO register
,
4-42
,
A-6
DMA FIFO Sections
,
2-14
DMA Interrupt Enable register
,
4-49
,
A-7
DMA Interrupt Pending bit
,
4-38
,
A-5
DMA interrupts
,
2-23
,
2-24
DMA Mode register
,
4-48
,
A-7
DMA Next Address register
,
4-46
,
A-7
DMA SCRIPTS Pointer register
,
4-46
,
A-7
DMA SCRIPTS Pointer Save register
,
4-47
,
A-7
DMA Status register
,
4-31
,
A-5
DMODE
,
2-5
DMODE Register
,
2-10
DMODE register
,
4-48
,
A-7
DNAD register
,
4-46
,
A-7
DSA register
,
4-36
,
A-5
DSP register
,
4-46
,
A-7
DSPS register
,
4-47
,
A-7
DSTAT
,
2-22
,
2-24
,
2-25
DSTAT register
,
4-31
,
A-5
Dual Address Cycles Command
,
2-5
E
Electrical Characteristics
,
6-1
AC Characteristics
,
6-13
DC Characteristics
,
6-1
3.3 Volt PCI
,
6-7
TolerANT Technology
,
6-9
Enable Parity Checking
,
2-11
Enable Parity Checking bit
,
4-21
,
A-3
Enable Read Line bit
,
4-48
,
A-7
Enable Read Multiple bit
,
4-48
,
A-7
Enable Response to Reselection bit
,
4-26
,
A-4
Enable Response to Selection bit
,
4-26
,
A-4
Enable Wide SCSI bit
,
4-26
,
A-3
Encoded Chip SCSI ID
,
4-26
,
A-4
Encoded Destination SCSI ID bit
,
4-30
,
A-4
Encoded Destination SCSI ID bits
,
4-28
,
A-4
EPROMs
,
1-1
Error Recording Pins
,
3-8
Even Parity
,
2-11
Expanded Register Move
,
1-5
Expansion ROM Base Address Register
,
2-28
Extend SREQ/SACK Filtering bit
,
4-65
,
A-9
External Memory Configurations
,
6-16
external memory interface
,
2-28
configuration
,
2-28
GPIO4 bit
,
4-29
,
A-4
slow memory
,
2-28
Extra Clock Cycle of Data Setup bit
,
4-22
,
A-3
F
Fetch Enable
,
4-60
,
A-8
Fetch Pin Mode bit
,
4-41
,
A-6
FIFO Byte Control bits
,
4-43
,
A-6
FIFO Flags bits
,
4-34
,
4-35
,
A-5
Flush DMA FIFO bit
,
4-40
,
A-6