參數(shù)資料
型號(hào): SMJ320C50GFA
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號(hào)處理
英文描述: DIGITAL SIGNAL PROCESSOR
中文描述: 數(shù)字信號(hào)處理器
文件頁(yè)數(shù): 26/54頁(yè)
文件大?。?/td> 614K
代理商: SMJ320C50GFA
SM320VC33, SMJ320VC33
DIGITAL SIGNAL PROCESSOR
SGUS034E - FEBRUARY 2001 - REVISED OCTOBER 2002
26
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251-1443
phase-locked loop (PLL) circuit timing
phase-locked loop characteristics using EXTCLK or on-chip crystal oscillator
PARAMETER
MIN
MAX
UNIT
F
pllin
F
pllout
I
pll
P
pll
PLL
dc
PLLJ
Frequency range, PLL input
5*
15*
MHz
Frequency range, PLL output
25*
75*
MHz
PLL current, CV
DD
supply
PLL power, CV
DD
supply
PLL output duty cycle at H1
2*
mA
5*
mW
45*
55*
%
PLL output jitter, F
pllout
= 25 MHz
PLL lock time in input cycles
400*
ps
PLL
LOCK
* Not production tested
Duty cycle is defined as 100*t
1
/(t
1
+t
2
)%
To ensure clean internal clock references, the minimal low and high pulse durations must be maintained. At high
frequencies, this may require a fast rise and fall time as well as a tightly controlled duty cycle. At lower
frequencies, these requirements are less restrictive when in x1 and x0.5 modes. The PLL, however, must have
an input duty cycle of between 40% and 60% for proper operation.
1000
cycles
相關(guān)PDF資料
PDF描述
SMJ320VC33GNMM150 DIGITAL SIGNAL PROCESSOR
SMJ320C25FJ DIGITAL SIGNAL PROCESSOR
SMJ320C25GB DIGITAL SIGNAL PROCESSOR
SMJ320C30GB DIGITAL SIGNAL PROCESSOR
SMJ320C30HFG DIGITAL SIGNAL PROCESSOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SMJ320C50GFAM50 制造商:Texas Instruments 功能描述:DSP FIX PT 16BIT 50MHZ 25MIPS 141CPGA - Trays
SMJ320C50GFAM66 制造商:Texas Instruments 功能描述:DSP FIX PT 16BIT 66MHZ 33MIPS 141CPGA - Trays
SMJ320C50HFG 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSOR
SMJ320C50HFGM50 制造商:Texas Instruments 功能描述:DSP FIX PT 16BIT 50MHZ 25MIPS 132CFPAK - Trays
SMJ320C50HFGM66 制造商:Texas Instruments 功能描述:5962-9455804QYA, 10K RAM, 2K ROM - Trays