參數(shù)資料
型號(hào): SMJ320C50GFA
廠商: Texas Instruments, Inc.
元件分類(lèi): 數(shù)字信號(hào)處理
英文描述: DIGITAL SIGNAL PROCESSOR
中文描述: 數(shù)字信號(hào)處理器
文件頁(yè)數(shù): 46/54頁(yè)
文件大?。?/td> 614K
代理商: SMJ320C50GFA
SM320VC33, SMJ320VC33
DIGITAL SIGNAL PROCESSOR
SGUS034E - FEBRUARY 2001 - REVISED OCTOBER 2002
46
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251-1443
HOLD timing (continued)
H3
H1
HOLD
HOLDA
STRB, PAGEx
R/W
A[23:0]
D[31:0]
Write Data
t
su(HOLD- H1L)
t
v(H1L- HOLDA)
t
su(HOLD- H1L)
t
w(HOLD)
t
w(HOLDA)
t
v(H1L-HOLDA)
t
d(H1L-SH)H
t
dis(H1L-S)
t
en(H1L-S)
t
en(H1L-RW)
t
dis(H1L-RW)
t
dis(H1L-A)
t
en(H1L-A)
t
dis(H1H-D)
NOTE A: HOLDA goes low in response to HOLD going low and continues to remain low until one H1 cycle
after HOLD goes back high.
Figure 32. Timing for HOLD/HOLDA (After Write)
H3
H1
HOLD
HOLDA
STRB, PAGEx
R/W
A[23:0]
D[31:0]
Read Data
t
su(HOLD- H1L)
t
v(H1L- HOLDA)
t
su(HOLD- H1L)
t
w(HOLD)
t
w(HOLDA)
t
d(H1L-SH)H
t
dis(H1L-S)
t
en(H1L-S)
t
en(H1L-RW)
t
dis(H1L-RW)
t
dis(H1L-A)
t
en(H1L-A)
t
v(H1L- HOLDA)
NOTE A: HOLDA goes low in response to HOLD going low and continues to remain low until one H1 cycle
after HOLD goes back high.
Figure 33. Timing for HOLD/HOLDA (After Read)
相關(guān)PDF資料
PDF描述
SMJ320VC33GNMM150 DIGITAL SIGNAL PROCESSOR
SMJ320C25FJ DIGITAL SIGNAL PROCESSOR
SMJ320C25GB DIGITAL SIGNAL PROCESSOR
SMJ320C30GB DIGITAL SIGNAL PROCESSOR
SMJ320C30HFG DIGITAL SIGNAL PROCESSOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SMJ320C50GFAM50 制造商:Texas Instruments 功能描述:DSP FIX PT 16BIT 50MHZ 25MIPS 141CPGA - Trays
SMJ320C50GFAM66 制造商:Texas Instruments 功能描述:DSP FIX PT 16BIT 66MHZ 33MIPS 141CPGA - Trays
SMJ320C50HFG 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSOR
SMJ320C50HFGM50 制造商:Texas Instruments 功能描述:DSP FIX PT 16BIT 50MHZ 25MIPS 132CFPAK - Trays
SMJ320C50HFGM66 制造商:Texas Instruments 功能描述:5962-9455804QYA, 10K RAM, 2K ROM - Trays