- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98080 > SII3124ACBHU PCI BUS CONTROLLER, PBGA364 PDF資料下載
參數(shù)資料
| 型號(hào)： | SII3124ACBHU |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA364 |
| 封裝： | 21 X 21 MM, 1 MM PITCH, GREEN, BGA-364 |
| 文件頁數(shù)： | 81/88頁 |
| 文件大小： | 592K |
| 代理商： | SII3124ACBHU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁當(dāng)前第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
PCI-X to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0160-C
82
7.3.22 SError
Address Offset: 1F08H
Access Type: Read/Write 1 Clear
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
R
X
F
T
S
H
C
D
B W
I
N
RRRR
EP
CT
R
MI
DIAG
ERR
This register is the SError register as defined by the Serial ATA specification (section 10.1.2).
Bit [31:16]
: DIAG (R/W1C) – This field contains bits defined as shown in the following table. Writing a 1 to the
register bit clears the B, C, F, N, H, W, and X bits. Writing a 1 to the corresponding bits in the Port Interrupt
Status register also clears the F, N, W, and X bits.
The B, C, and H bits operate independently of the
corresponding error counter registers; if the error counters are used, these bits should be ignored.
Bit
Definition
Description
B
10b to 8b decode error
Latched decode error or disparity error from the Serial ATA PHY
C
CRC error
Latched CRC error from the Serial ATA PHY
D
Disparity error
N/A, always 0; this error condition is combined with the decode
error and reported as B error
F
Unrecognized FIS type
Latched Unrecognized FIS error from the Serial ATA Link
I
PHY Internal error
N/A, always 0
N
PHYRDY change
Indicates a change in the status of the Serial ATA PHY
H
Handshake error
Latched Handshake error from the Serial ATA PHY
R
Reserved
Always 0
S
Link Sequence error
N/A, always 0
T
Transport state transition error
N/A, always 0
W
ComWake
Latched ComWake status from the Serial ATA PHY
X
Device Exchanged
Latched ComInit status from the Serial ATA PHY
Table 7-9 SError Register Bits (DIAG Field)
Bit [15:00]
: ERR – This field is not implemented; all bits are always 0.
7.3.23 SActive
Address Offset: 1F0CH
Access Type: Read/Write
Reset Value: N/A
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Active bits
This register provides indirect access of the Port Device QActive registers (see section 7.3.18 for description). It contains
the Active bits used to determine the activity of native queued commands for the selected Port Multiplier port (selection in
SControl). A one in any bit position indicates that the corresponding command is still active in the device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SII3512ECTU128 | PCI BUS CONTROLLER, PQFP128 |
| SII3531ACNU | PCI BUS CONTROLLER, QCC48 |
| SIO10N268-NU | MULTIFUNCTION PERIPHERAL, PQFP128 |
| SIS300 | GRAPHICS PROCESSOR, PBGA365 |
| SK12430PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SII3132 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller |
| SII3132CNU | 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN |
| SII3512 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller |
| SII3512ECTU128 | 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 128-Pin TQFP 制造商:Silicone Image 功能描述: |
| SII3531 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SteelVine⑩ Host Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。