- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98080 > SII3124ACBHU PCI BUS CONTROLLER, PBGA364 PDF資料下載
參數(shù)資料
| 型號： | SII3124ACBHU |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA364 |
| 封裝： | 21 X 21 MM, 1 MM PITCH, GREEN, BGA-364 |
| 文件頁數(shù)： | 31/88頁 |
| 文件大小： | 592K |
| 代理商： | SII3124ACBHU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
PCI-X to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0160-C
37
5.3.10 External Command PRB Structure
An external command PRB is indicated by setting control_external_command (control field, bit 2). External commands
execute in a manner similar to standard commands except that the initial command FIS is fetched from host memory instead
of the PRB FIS area. By default, an external command uses the “transparent” protocol. That is, the command will be
terminated immediately following the successful transmission of the external command FIS. If this is not the desired protocol,
the host driver can set control_protocol_override (control field, bit 0) and place the desired protocol in the Protocol Override
field (offset 0x00, bits [31:16]).
The external command FIS length may be any size (up to the 8K SATA limit) and will be automatically padded to a Dword
boundary. The SiI3124 will frame the FIS, adding SOF, EOF, and CRC. The host memory FIS image must contain the FIS
header (FIS Type, PMP, etc.). The PRB PMP field (offset 0x08, bits [11:8]) must be populated to direct the FIS to the desired
port multiplier port, or must be zero if no port multiplier is attached. For port multiplier applications, it is important that the PMP
field in the host-resident FIS and the PRB match for proper operation.
The location of the external command FIS is defined in additional SGEs with the XCF bit (SGE offset 0x0c, bit 28) set to one.
Any type of command may be sent using an external command, including commands that have associated data transfers.
Data transfer host memory locations are defined in SGEs with the XCF bit (SGE offset 0x0c, bit 28) set to zero. SGEs used to
define the external command FIS and SGEs used to define data transfer may be freely mixed in any order. The presence or
absence of the XCF bit informs the SiI3124 whether an SGE should be used for the current transfer operation.
31
0
Protocol Override
Control
0x00
Received Transfer Count
0x04
Reserved
PMP
Reserved
0x08
0x0C
0x10
0x14
0x18
Reserved – Must Be Zero
0x1C
SGE0 Data Address Low
0x20
SGE0 Data Address High
0x24
SGE0 Data Count
0x28
SGE0 TRM
SGE0 LNK
SGE0 DRD
SGE0 XCF
Reserved[27:0]
0x2C
SGE1 Data Address Low
0x30
SGE1 Data Address High
0x34
SGE1 Data Count
0x38
SGE1 TRM
SGE1 LNK
SGE1 DRD
SGE1 XCF
Reserved[27:0]
0x3C
Table 5-9 Port Request Block For External Commands
相關PDF資料 |
PDF描述 |
|---|---|
| SII3512ECTU128 | PCI BUS CONTROLLER, PQFP128 |
| SII3531ACNU | PCI BUS CONTROLLER, QCC48 |
| SIO10N268-NU | MULTIFUNCTION PERIPHERAL, PQFP128 |
| SIS300 | GRAPHICS PROCESSOR, PBGA365 |
| SK12430PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SII3132 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller |
| SII3132CNU | 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN |
| SII3512 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller |
| SII3512ECTU128 | 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 128-Pin TQFP 制造商:Silicone Image 功能描述: |
| SII3531 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SteelVine⑩ Host Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。