- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98080 > SII3124ACBHU PCI BUS CONTROLLER, PBGA364 PDF資料下載
參數(shù)資料
| 型號： | SII3124ACBHU |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA364 |
| 封裝： | 21 X 21 MM, 1 MM PITCH, GREEN, BGA-364 |
| 文件頁數(shù)： | 22/88頁 |
| 文件大?。?/td> | 592K |
| 代理商： | SII3124ACBHU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
PCI-X to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0160-C
29
5.3.3
The Scatter/Gather Table (SGT)
The SGT is simply a contiguous collection of four SGEs. The PRB contains two SGEs. When more than two SGEs are
required to fully define the entire data transfer of a command, the SiI3124 fetches additional SGEs in groups of four at a time,
or one SGT. The SGT occupies the upper 64 bytes of a command slot in SiI3124 RAM. When needed, only one SGT resides
in RAM at a time. The SiI3124 fetches each required SGT, overwriting the previous SGT in RAM. Since the first two SGEs
reside in the PRB RAM area, they are always available in case the SiI3124 needs to rescan the scatter/gather list for out of
order data delivery.
SGTs must reside on a quadword (64-bit) naturally aligned boundary in host memory. In other words, bits[2:0] of the physical
address of the SGT in host memory must be zero.
31
0
SGE0 Data Address Low
0x00
SGE0 Data Address High
0x04
SGE0 Data Count
0x08
SGE0 TRM
SGE0 LNK
SGE0 DRD
SGE0 XCF
Reserved[27:0]
0x0C
SGE1 Data Address Low
0x10
SGE1 Data Address High
0x14
SGE1 Data Count
0x18
SGE1 TRM
SGE1 LNK
SGE1 DRD
SGE1 XCF
Reserved[27:0]
0x1C
SGE2 Data Address Low
0x20
SGE2 Data Address High
0x24
SGE2 Data Count
0x28
SGE2 TRM
SGE2 LNK
SGE2 DRD
SGE2 XCF
Reserved[27:0]
0x2C
SGE3 Data Address Low
0x30
SGE3 Data Address High
0x34
SGE3 Data Count
0x38
SGE3 TRM
SGE3 LNK
SGE3 DRD
SGE3 XCF
Reserved[27:0]
0x3C
Table 5-2 Scatter/Gather Table (SGT)
5.3.4
The Port Request Block (PRB)
The host builds a PRB to define a command to be executed by the SiI3124. The PRB occupies the first 64 bytes of a
command slot in SiI3124 RAM. Once a command is issued, the PRB is overwritten in SiI3124 RAM as necessary to keep
track of command context and execution status. The host should not depend on being able to read the contents of the PRB in
slot RAM after command issuance. Upon command execution completion, the PRB area of the command slot may contain
status information that can be read by the host, dependent upon the command type. The PRB structure can take several
forms, dependent upon the command type that it defines.
The PRB contains the following major elements:
A Control Field to indicate the type of PRB and any features to execute.
A Protocol Override field used to optionally alter the normal SATA protocol flow.
A FIS area that contains the initial FIS to be transmitted to the device upon PRB execution.
Up to two Scatter/Gather entries (SGEs) to define areas of host memory that will be used for any data transfer
associated with the PRB. For PACKET commands, the first SGE contains the 12 or 16-byte ATAPI command to
be transmitted to the device.
Regardless of whether the command is to be issued with the direct or indirect method, the host driver should build the PRB as
a structure in host memory. If the command is to be issued using the direct issuance method, the PRB can be copied from
host RAM to the appropriate slot in SiI3124 RAM. If the command is to be issued using the indirect method, the host driver
should write the physical address of the PRB to the command activation register associated with the desired command slot.
The PRB must reside on a quadword (64-bit) naturally aligned boundary in host memory. In other words, bits[2:0] of the
physical address of the PRB in host memory must be zero.
相關PDF資料 |
PDF描述 |
|---|---|
| SII3512ECTU128 | PCI BUS CONTROLLER, PQFP128 |
| SII3531ACNU | PCI BUS CONTROLLER, QCC48 |
| SIO10N268-NU | MULTIFUNCTION PERIPHERAL, PQFP128 |
| SIS300 | GRAPHICS PROCESSOR, PBGA365 |
| SK12430PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SII3132 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller |
| SII3132CNU | 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN |
| SII3512 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller |
| SII3512ECTU128 | 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 128-Pin TQFP 制造商:Silicone Image 功能描述: |
| SII3531 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SteelVine⑩ Host Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。