- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98080 > SII3124ACBHU PCI BUS CONTROLLER, PBGA364 PDF資料下載
參數(shù)資料
| 型號： | SII3124ACBHU |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA364 |
| 封裝： | 21 X 21 MM, 1 MM PITCH, GREEN, BGA-364 |
| 文件頁數(shù)： | 72/88頁 |
| 文件大?。?/td> | 592K |
| 代理商： | SII3124ACBHU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
PCI-X to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0160-C
74
Table 7-7 Command Error Codes
Error Name
Code
Description
DEVICEERROR
1
The ERR bit was set in a "register - device to host" FIS received from the
device. The task file registers are written back to PRB slot for host scrutiny.
SDBERROR
2
The ERR bit was set in a "set device bits" FIS received from the device.
DATAFISERROR
3
The SiI3124 detected an error during command execution that was not reported
by the device upon command completion.
SENDFISERROR
4
The SiI3124 was unable to send the Initial command FIS for a command. This
can occur if a low-level link error occurs during command transmission.
INCONSISTENTSTATE
5
The SiI3124 detected an inconsistency in protocol. Any departure from
standard Serial ATA protocol that causes indecision in the internal sequencers
will cause this error.
DIRECTIONERROR
6
A Data FIS was received when a write data protocol was specified or a DMA
Activate FIS was received when a read data protocol was specified.
UNDERRUNERROR
7
While transferring data from the SiI3124 to a device, the end of the Scatter
Gather list was encountered before the entire transfer was completed. The
device is requesting additional data but there is no Scatter Gather Entry to
define the source of data.
OVERRUNERROR
8
While transferring data from a device to the SiI3124, the end of the Scatter
Gather list was encountered before the entire transfer was completed. Data
was received from the device but there is no Scatter Gather Entry to define
where the data should be deposited.
LINKFIFOOVERRUN
9
The link FIFO list was over run.
PACKETPROTOCOLERROR
11
During the first PIO setup of Packet command, the data direction bit was
invalid, indicating a transfer from device to host.
PLDSGTERRORBOUNDARY
16
A requested Scatter Gather Table not aligned on a quadword boundary. All
addresses defining Scatter Gather Tables must be quadword aligned. Bits[2:0]
must be zeroes.
PLDSGTERRORTARGETABORT
17
A PCI Target Abort occurred while the SiI3124 was fetching a Scatter Gather
Table from host memory.
PLDSGTERRORMASTERABORT
18
A PCI Master Abort occurred while the SiI3124 was fetching a Scatter Gather
Table from host memory.
PLDSGTERRORPCIPERR
19
A PCI Parity Error occurred while the SiI3124 was fetching a Scatter Gather
Table from host memory.
PLDCMDERRORBOUNDARY
24
The address of a PRB written to a command activation register was not aligned
on a quadword boundary. All PRB addresses must be quadword aligned.
Bits[2:0] must be zeroes.
PLDCMDERRORTARGETABORT
25
A PCI Target Abort occurred while the SiI3124 was fetching a Port Request
Block (PRB) from host memory.
PLDCMDERRORMASTERABORT
26
A PCI Master Abort occurred while the SiI3124 was fetching a Port Request
Block (PRB) from host memory.
PLDCMDERRORPCIPERR
27
A PCI Parity Error occurred while the SiI3124 was fetching a Port Request
Block (PRB) from host memory.
PSDERRORTARGETABORT
33
A PCI Target Abort occurred while data transfer was underway between the
SiI3124 and host memory.
PSDERRORMASTERABORT
34
A PCI Master Abort occurred while data transfer was underway between the
SiI3124 and host memory.
PSDERRORPCIPERR
35
A PCI Parity Error occurred while data transfer was underway between the
SiI3124 and host memory.
SENDSERVICEERROR
36
A FIS was received while attempting to transmit a Service FIS. Following the
receipt of a Set Device Bits FIS containing a service request, the device sent
another FIS before allowing the host to send a Service FIS.
相關PDF資料 |
PDF描述 |
|---|---|
| SII3512ECTU128 | PCI BUS CONTROLLER, PQFP128 |
| SII3531ACNU | PCI BUS CONTROLLER, QCC48 |
| SIO10N268-NU | MULTIFUNCTION PERIPHERAL, PQFP128 |
| SIS300 | GRAPHICS PROCESSOR, PBGA365 |
| SK12430PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SII3132 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller |
| SII3132CNU | 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN |
| SII3512 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller |
| SII3512ECTU128 | 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 128-Pin TQFP 制造商:Silicone Image 功能描述: |
| SII3531 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SteelVine⑩ Host Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。