- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98080 > SII3124ACBHU PCI BUS CONTROLLER, PBGA364 PDF資料下載
參數(shù)資料
| 型號： | SII3124ACBHU |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA364 |
| 封裝： | 21 X 21 MM, 1 MM PITCH, GREEN, BGA-364 |
| 文件頁數(shù)： | 25/88頁 |
| 文件大?。?/td> | 592K |
| 代理商： | SII3124ACBHU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
PCI-X to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0160-C
31
5.3.5
The PRB Control Field
The Control Field (offset 0x00, bits [15:0]) is used to indicate the type of PRB and features that are desired. For a standard
ATA command, this field will normally contain a default value of 0x0000. Table 5-3 describes the bit functions for each bit in
the Control Field.
Bit
Name
Description
0
control_protocol_override
The Protocol Override Field is to be used instead of the
default protocol for this command.
1
control_retransmit
Allows retransmission if an error occurs during an external
command transmission.
2
control_external_command
The command FIS shall be fetched from host memory.
This feature is used to send arbitrary FISes that will not fit
in the command FIS area of the PRB.
3
control_receive
Reserves a command slot to be used to receive an
interlocked FIS as described by the port FIS_CONFIG
register.
4
control_packet_read
Indicates that the packet command associated with this
PRB will transfer data from the device to the host. This bit
must be set for all packet commands that perform read
data transfers.
5
control_packet_write
Indicates that the packet command associated with this
PRB will transfer data from the host to the device. This bit
must be set for all packet commands that perform write
data transfers.
6
control_interrupt_mask
Setting this bit to one will prevent the SiI3124 from issuing
a normal successful completion interrupt for this command.
7
control_soft_reset
Causes the SiI3124 to issue a soft reset FIS sequence to
the device.
15:8
reserved
Must be zero
Table 5-3 Control Field Bit Definitions
相關PDF資料 |
PDF描述 |
|---|---|
| SII3512ECTU128 | PCI BUS CONTROLLER, PQFP128 |
| SII3531ACNU | PCI BUS CONTROLLER, QCC48 |
| SIO10N268-NU | MULTIFUNCTION PERIPHERAL, PQFP128 |
| SIS300 | GRAPHICS PROCESSOR, PBGA365 |
| SK12430PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SII3132 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller |
| SII3132CNU | 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN |
| SII3512 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller |
| SII3512ECTU128 | 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 128-Pin TQFP 制造商:Silicone Image 功能描述: |
| SII3531 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SteelVine⑩ Host Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。