
114
EPSON
S1C63808 TECHNICAL MANUAL
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Power Supply for EPD Driver IC)
4.14.5 I/O memory of Power supply for EPD driver IC
Table 4.14.5.1 shows the I/O addresses and the control bits of the power supply for EPD driver ICs.
Table 4.14.5.1 Control bits of power supply for EPD driver ICs
Address
Comment
D3
D2
Register
D1
D0
Name
Init 1
10
FF62H
0
LC2
LC1
LC0
RR/W
0 3
LC2
LC1
LC0
– 2
0
Low
–
7
High
[LC2–0]
Voltage
Unused
1/3 bias
VC1 voltage adjustment
LC3
LC2
LC1
LC0
R/W
LC3
LC2
LC1
LC0
0
Low
–
15
High
[LC3–0]
Voltage
VC1 voltage adjustment
1/2 bias
FF60H
000
LPWR
RR/W
0 3
LPWR
– 2
0On
Off
Unused
EPD driver power supply On/Off
*1 Initial value at initial reset
*2 Not set in the circuit
*3 Constantly "0" when being read
LPWR: EPD driver power control (on/off) register (FF60HD0)
Turns the EPD system voltage circuit on and off.
When "1" is written: On
When "0" is written: Off
Reading: Valid
When "1" is written to the LPWR register, the EPD system voltage circuit goes on and generates the VC1–
VC3 voltages for EPD driver ICs. When "0" is written, all the EPD driver voltages go to VSS level.
It takes about 100 msec for the EPD driver voltages to stabilize after starting up the EPD system voltage
circuit by writing "1" to the LPWR register.
At initial reset, this register is set to "0".
LC3–LC0: VC1 voltage adjustment register (FF62H)
Adjusts the VC1 voltage as shown in Table 4.14.5.2. When 1/3 bias is selected, LC3 is ineffective.
Table 4.14.5.2 VC1 voltage value
No.
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
LC2
0
1
0
1
LC3
0
1
LC1
0
1
0
1
0
1
0
1
LC0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1/2 bias
1.08
1.14
1.20
1.27
1.33
1.39
1.43
1.49
1.59
1.63
1.67
1.72
1.76
1.80
1.84
1/3 bias
1.03
1.06
1.09
1.12
1.15
1.18
1.20
1.23
–
VC1 (V)
When 1/2 bias is selected: VC2 = 2
× VC1, VC3 = VSS
When 1/3 bias is selected: VC2 = 2
× VC1, VC3 = 3 × VC1, LC3 is ineffective.
At initial reset, this register is set to 0000B.